- 您現在的位置：買賣IC網 > PDF目錄379804 > CD2481 (Intel Corp.) Programmable Four-Channel Communications Controller PDF資料下載
參數資料
| 型號： | CD2481 |
| 廠商： | Intel Corp. |
| 英文描述： | Programmable Four-Channel Communications Controller |
| 中文描述： | 可編程四通道通信控制器 |
| 文件頁數： | 76/222頁 |
| 文件大小： | 974K |
| 代理商： | CD2481 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁
CD2481
—
Programmable Four-Channel Communications Controller
76
Datasheet
If the transmitter is idling in mark, frame transmission is started when data is made available to the
transmitter, either via the TDR (Transmit Data register) or a DMA buffer. First the programmable
number of pad characters are transmitted, then the programmable number of flag characters. Data
characters are then be transmitted and a CRC value accumulated using each data character.
When end-of-frame status is passed to the CD2481 via the TEOIR or the ABTBSTS/BTBSTS, and
the remaining data is transmitted, the FCS (if enabled) and a closing flag will be appended to the
frame. If a new frame is available immediately, the correct number of opening flags will be
transmitted and data transmission started. If data is not available, the line will be returned to its idle
condition.
If data underrun occurs, the CD2481 does not append an FCS, but aborts the transmission by
sending eight continuous 1
’
s, and then reverts to the idle condition. An underrun interrupt is
generated, and, if interrupt transfer is being used, the CPU should provide an EOF response in
TEOIR. If DMA Transfer mode is being used, the CD2481 discards DMA buffers until an EOF
buffer is found; transmission then resumes from the next buffer. This ensures correct operation
when a multiple buffer frame underruns.
When programmed in NRZI mode and idle in mark is selected, after the closing flag and the first
eight ones are transmitted, the transmit data line is sampled to determine if it is a logic high or low.
If it is low, an extra zero is transmitted to force the line to be a logic high.
When Idle in Flag mode is selected, the send pad and opening number of flags have no
significance; transmission is started when data is first made available in the FIFO. If no data
underrun occurs, the frame is terminated normally with an FCS, and then continuous flags are
generated. If an underrun does occur, then no FCS is appended, eight ones are transmitted to abort
the frame and then continuous flags and an underrun interrupt are generated.
7.1.3
HDLC Receive Mode
Once enabled, the receiver enters Flag Hunt mode. When the first flag is detected, the next non-
flag/abort character is treated as the start of frame. If address recognition is not enabled, frame
reception then continues; if address recognition is enabled, the incoming data is compared with the
receive address registers, RFAR[1:4]. Two modes of address recognition are available:
1. The first byte of the address field only (four possible matches available against RFAR[1:4]).
2. The first
and
second byte the address field (two possible matches available against
RFAR[1:2], RFAR[3:4]).
For the purposes of address matching, the HDLC Address Extension bit is not interpreted by the
CD2481. The address matching occurs on either the complete first byte, or complete first and
second byte of the frame. If no address match is recognized, Flag Hunt mode is once again entered,
thereby discarding the current frame. If a match is found, normal frame reception continues. When
the closing flag of the frame is detected, the data remaining in the FIFO is passed to the CPU, either
through DMA transfers or good data interrupts, and then an EOF (End-of-Frame) interrupt is
generated. The FCS can be either validated or ignored. If the CD2481 does not check the FCS, it
will be passed onto the host. A validated FCS can be either discarded or passed onto the host for
diagnostic purposes.
The next non-flag/abort character will restart the process. The current state of the receive process is
visible to the CPU via the CSR register, which indicates whether data, flag or mark are currently
being received. To support the Data Phase of an X.21 connection, a Clear Detect feature can be
enabled via COR1. When enabled, the receive data and CTS* pin are monitored for the Clear
相關PDF資料 |
PDF描述 |
|---|---|
| CD3086 | General Purpose NPN Transistor Array |
| CD4000 | CMOS NOR Gates |
| CD4001 | CMOS NOR Gates |
| CD4002 | CMOS NOR Gates |
| CD40011 | Quad 2-Input NOR,NAND Buffered B Series Gate |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CD24B3 031573 | 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC |
| CD24B3 | 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC |
| CD-250 | 制造商:Stellar Labs 功能描述:CD / USB Media Player with FM Tuner - MP3 and WMA |
| CD2500R1 | 制造商:LOGETR 功能描述: |
| CD250-3KVM.25 | 制造商:Yageo / Phycomp 功能描述:CD250-3KVM.25 |
發(fā)布緊急采購，3分鐘左右您將得到回復。