- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379804 > CD2481 (Intel Corp.) Programmable Four-Channel Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | CD2481 |
| 廠商： | Intel Corp. |
| 英文描述： | Programmable Four-Channel Communications Controller |
| 中文描述： | 可編程四通道通信控制器 |
| 文件頁(yè)數(shù)： | 76/222頁(yè) |
| 文件大小： | 974K |
| 代理商： | CD2481 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)
CD2481
—
Programmable Four-Channel Communications Controller
76
Datasheet
If the transmitter is idling in mark, frame transmission is started when data is made available to the
transmitter, either via the TDR (Transmit Data register) or a DMA buffer. First the programmable
number of pad characters are transmitted, then the programmable number of flag characters. Data
characters are then be transmitted and a CRC value accumulated using each data character.
When end-of-frame status is passed to the CD2481 via the TEOIR or the ABTBSTS/BTBSTS, and
the remaining data is transmitted, the FCS (if enabled) and a closing flag will be appended to the
frame. If a new frame is available immediately, the correct number of opening flags will be
transmitted and data transmission started. If data is not available, the line will be returned to its idle
condition.
If data underrun occurs, the CD2481 does not append an FCS, but aborts the transmission by
sending eight continuous 1
’
s, and then reverts to the idle condition. An underrun interrupt is
generated, and, if interrupt transfer is being used, the CPU should provide an EOF response in
TEOIR. If DMA Transfer mode is being used, the CD2481 discards DMA buffers until an EOF
buffer is found; transmission then resumes from the next buffer. This ensures correct operation
when a multiple buffer frame underruns.
When programmed in NRZI mode and idle in mark is selected, after the closing flag and the first
eight ones are transmitted, the transmit data line is sampled to determine if it is a logic high or low.
If it is low, an extra zero is transmitted to force the line to be a logic high.
When Idle in Flag mode is selected, the send pad and opening number of flags have no
significance; transmission is started when data is first made available in the FIFO. If no data
underrun occurs, the frame is terminated normally with an FCS, and then continuous flags are
generated. If an underrun does occur, then no FCS is appended, eight ones are transmitted to abort
the frame and then continuous flags and an underrun interrupt are generated.
7.1.3
HDLC Receive Mode
Once enabled, the receiver enters Flag Hunt mode. When the first flag is detected, the next non-
flag/abort character is treated as the start of frame. If address recognition is not enabled, frame
reception then continues; if address recognition is enabled, the incoming data is compared with the
receive address registers, RFAR[1:4]. Two modes of address recognition are available:
1. The first byte of the address field only (four possible matches available against RFAR[1:4]).
2. The first
and
second byte the address field (two possible matches available against
RFAR[1:2], RFAR[3:4]).
For the purposes of address matching, the HDLC Address Extension bit is not interpreted by the
CD2481. The address matching occurs on either the complete first byte, or complete first and
second byte of the frame. If no address match is recognized, Flag Hunt mode is once again entered,
thereby discarding the current frame. If a match is found, normal frame reception continues. When
the closing flag of the frame is detected, the data remaining in the FIFO is passed to the CPU, either
through DMA transfers or good data interrupts, and then an EOF (End-of-Frame) interrupt is
generated. The FCS can be either validated or ignored. If the CD2481 does not check the FCS, it
will be passed onto the host. A validated FCS can be either discarded or passed onto the host for
diagnostic purposes.
The next non-flag/abort character will restart the process. The current state of the receive process is
visible to the CPU via the CSR register, which indicates whether data, flag or mark are currently
being received. To support the Data Phase of an X.21 connection, a Clear Detect feature can be
enabled via COR1. When enabled, the receive data and CTS* pin are monitored for the Clear
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD3086 | General Purpose NPN Transistor Array |
| CD4000 | CMOS NOR Gates |
| CD4001 | CMOS NOR Gates |
| CD4002 | CMOS NOR Gates |
| CD40011 | Quad 2-Input NOR,NAND Buffered B Series Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD24B3 031573 | 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC |
| CD24B3 | 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC |
| CD-250 | 制造商:Stellar Labs 功能描述:CD / USB Media Player with FM Tuner - MP3 and WMA |
| CD2500R1 | 制造商:LOGETR 功能描述: |
| CD250-3KVM.25 | 制造商:Yageo / Phycomp 功能描述:CD250-3KVM.25 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。