- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379804 > CD2481 (Intel Corp.) Programmable Four-Channel Communications Controller PDF資料下載
參數(shù)資料
| 型號： | CD2481 |
| 廠商： | Intel Corp. |
| 英文描述： | Programmable Four-Channel Communications Controller |
| 中文描述： | 可編程四通道通信控制器 |
| 文件頁數(shù)： | 101/222頁 |
| 文件大?。?/td> | 974K |
| 代理商： | CD2481 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁當前第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁
Programmable Four-Channel Communications Controller
—
CD2481
Datasheet
101
stream via either one or two user defined SYN characters. Additionally, up to four frame
terminating (EOF) characters can be defined. The transmitter may be programmed to idle the
transmit data line in either an active high or active low condition; there is no flag fill option in this
mode.
7.9.1
Programmable Sync Transmit
The transmitter sends the frame data, shifted out LSB first, with no start or stop bits, no bit-stuffing
and no frame check sequence (FCS). This allows maximum flexibility to implement protocols that
have non-standard CRC polynomials. If the special protocol being implemented uses an FCS, the
host must compute and append the check characters to the frame prior to transmission.
If the character length is less than 8 bits, the CD2481 will strip the unused MSB bits from the
character prior to transmission so that the data stream remains true to the character length selected.
Between frames, the CD2481 can
‘
idle
’
the TxD pin in either a continuous
‘
1
’
or
‘
0
’
, depending on
the setting of the Idle bit (COR1[7]).
If an underrun condition occurs, either from DMA latency or lack of a buffer (in chained buffer
instances) or due to the host failing to respond to a transmit data interrupt in time, the transmitter
immediately aborts transmission of the frame and returns the transmit data line to the programmed
idle condition.
The host signals the end of frame via either setting the EOF bit in the TEOIR register (interrupt
mode) or via the EOF bit in the A/BTBSTS registers (DMA mode).
7.9.2
Programmable Sync Receive
Receive characters are assembled LSB first, with the MSB bits filled with zeroes if the number of
bits per character is less than eight.
The receiver initially enters SYN-hunt mode when enabled via the receiver enable command of the
CCR. It will shift in data, comparing the value with sync character (SYN1), as specified by the
value programmed in COR6. The match is performed on the number of LSB bits programmed for
the character length (COR1[3:0]). After character synchronization is achieved via match against
SYN1, COR2 is examined to determine if SYN1-SYN2 mode is enabled (COR2[7]). If SYN1-only
mode is selected, frame reception commences and, if Strip is enabled (COR2[6]), SYN1 is
discarded and not included in the frame data presented to the host, otherwise it is included in the
data stream.
If SYN1-SYN2 mode is enabled, the character immediately following SYN1 is compared against
the SYN2 value, as programmed in COR7. If a match occurs on SYN2, frame reception begins,
with stripping as enabled. If the second character does not match SYN2, the receiver reverts to
SYN-hunt mode.
Up to four separate characters may be programmed as frame terminating (EOF) flags. These EOF
characters are programmed via the four Special Character Registers (SCHR1-SCHR4). If fewer
than four EOF characters are needed, the values in the unused SCHR registers should be
programmed with duplicates of the values in use. That is, if only one EOF is needed, all four SCHR
registers should be programmed with the same EOF value; if two are needed, SCHR1 and SCHR2
should contain the two characters and SCHR3 and SCHR4 should have duplicates of those values.
Once the EOF has been detected, the receiver will automatically re-enter SYN-hunt mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD3086 | General Purpose NPN Transistor Array |
| CD4000 | CMOS NOR Gates |
| CD4001 | CMOS NOR Gates |
| CD4002 | CMOS NOR Gates |
| CD40011 | Quad 2-Input NOR,NAND Buffered B Series Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD24B3 031573 | 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC |
| CD24B3 | 制造商:Comair Rotron 功能描述:FAN 254MM 24VDC |
| CD-250 | 制造商:Stellar Labs 功能描述:CD / USB Media Player with FM Tuner - MP3 and WMA |
| CD2500R1 | 制造商:LOGETR 功能描述: |
| CD250-3KVM.25 | 制造商:Yageo / Phycomp 功能描述:CD250-3KVM.25 |
發(fā)布緊急采購，3分鐘左右您將得到回復。