
XRT86SH221
PRELIMINARY
169
SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
REV. P1.0.5
BIT 7 - New Path Trace Message Interrupt Enable
This READ/WRITE bit-field is used to either enable or disable the New Path Trace Message Interrupt.
If this interrupt is enabled, then the Receive STM-0 POH Processor block will generate an interrupt anytime it has
accepted (or validated) and new Path Trace Message.
0 - Disables the New Path Trace Message Interrupt.
1 - Enables the New Path Trace Message Interrupt.
BIT 6 - Detection of REI-P Event Interrupt Enable
This READ/WRITE bit-field is used to either enable or disable the Detection of REI-P Event Interrupt.
If this interrupt is enabled, then he Receive STM-0 POH Processor block will generate an interrupt anytime it detects an
REI-P condition in the coming STM-0 data-stream.
0 - Disables the Detection of REI-P Event Interrupt.
1 - Enables the Detection of REI-P Event Interrupt.
BIT 5 - Change in UNEQ-P (Path - Unequipped) Defect Condition Interrupt Enable
This READ/WRITE bit-field is used to either enable or disable the Change in UNEQ-P Defect Condition interrupt.
If this interrupt is enabled, then the Receive STM-0 POH Processor block will generate an interrupt in response to either
of the following conditions
When the Receive STM-0 POH Processor block declares the UNEQ-P Defect Condition.
When the Receive STM-0 POH Processor block clears the UNEQ-P Defect Condition.
0 - Disables the Change in UNEQ-P Defect Condition Interrupt.
1 - Enables the Change in UNEQ-P Defect Condition Interrupt.
BIT 4 - Change in PLM-P (Path - Payload Label Mismatch) Defect Condition Interrupt Enable
This READ/WRITE bit is used to either enable or disable the Change in PLM-P Defect Condition interrupt.
If this interrupt is enabled, then the Receive STM-0 POH Processor block will generate an interrupt in response to either
of the following conditions.
Whenever the Receive STM-0 POH Processor block declares the PLM-P defect Condition.
Whenever the Receive STM-0 POH Processor block clears the PLM-P defect Condition.
0 - Disables the Change in PLM-P Defect Condition Interrupt.
1 - Enables the Change in PLM-P Defect Condition Interrupt.
BIT 3 - New C2 Byte Interrupt Enable
This READ/WRITE bit-field is used to either enable or disable the New C2 Byte Interrupt.
If this interrupt is enabled, then the Receive STM-0 POH Processor block will generate an interrupt anytime it has
accepted a new C2 byte.
0 - Disables the New C2 Byte Interrupt.
1 - Enables the New C2 Byte Interrupt.
T
ABLE
114: R
ECEIVE
STM-0 P
ATH
- SDH R
ECEIVE
P
ATH
I
NTERRUPT
E
NABLE
1 (RPIE1 = 0
X
028E)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
New Path
Trace Mes-
sage Inter-
rupt Enable
Detection of
REI-P Event
Interrupt
Enable
Change in
UNEQ-P
Defect Con-
dition Inter-
rupt Enable
Change in
PLM-P
Defect Con-
dition Inter-
rupt Enable
New C2 Byte
Interrupt
Enable
Change in
C2 Byte
Unstable
Defect Con-
dition Inter-
rupt Enable
Change in
RDI-P
Unstable
Defect Con-
dition Inter-
rupt Enable
New RDI-
PValue Inter-
rupt Enable
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0