
PRELIMINARY
XRT86SH221
122
REV. P1.0.5
SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
BIT 7 - RDI-L Defect Declared Indicator
This READ-ONLY bit-field indicates whether or not the Receive STM-0 TOH Processor block is detecting the RDI-L
(Line-Remote Defect Indicator) defect condition, within the incoming STM-0 signal. The Receive STM-0 TOH Processor
block will declare the RDI-L defect condition whenever bits 6, 7 and 8 (e.g., the three least significant bits) of the K2 byte
contains the 1, 1, 0 pattern in 5 consecutive incoming STM-0 frames.
0 - Indicates that the RDI-L defect condition is NOT currently being declared.
1 - Indicates that the RDI-L defect condition is currently being declared.
BIT 6 - S1 Byte Unstable Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STM-0 TOH Processor block is currently declaring the
S1 Byte Unstable defect condition. The Receive STM-0 TOH Processor block will declare the S1 Byte Unstable defect
condition whenever the S1 Byte Unstable Counter reaches the value 32. The S1 Byte Unstable Counter is incremented
for each time that the Receive STM-0 TOH Processor block receives an STM-0 frame that contains an S1 byte that
differs from the previously received S1 byte. The S1 Byte Unstable Counter is cleared to 0 when the same S1 byte is
received for 8 consecutive STM-0 frames.
N
OTE
:
Receiving a given S1 byte, in 8 consecutive STM-0 frames also sets this bit-field to 0.
0 - Indicates that the S1 Byte Unstable Defect Condition is NOT currently being declared.
1 - Indicates that the S1 Byte Unstable Defect Condition is currently being declared.
BIT 5 - K1, K2 Byte Unstable Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STM-0 TOH Processor block is currently declaring the
K1, K2 Byte Unstable defect condition. The Receive STM-0 TOH Processor block will declare the K1, K2 Byte Unstable
defect condition whenever the Receive STM-0 TOH Processor block fails to receive the same set of K1, K2 bytes, in 12
consecutive incoming STM-0 frames. The K1, K2 Byte Unstable defect condition is cleared whenever the Receive
STM-0 TOH Processor block has received a given set of K1, K2 byte values within three consecutive incoming STM-0
frames.
0 - Indicates that the K1, K2 Byte Unstable Defect Condition is NOT currently being declared.
1 - Indicates that the K1, K2 Byte Unstabel Defect Condition is currently being declared.
BIT 4 - SF (Signal Failure) Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STM-0 TOH Processor block is currently declaring the
SF defect condition. The Receive STM-0 TOH Processor block will declare the SF defect condition anytime it has
determined that the number of B2 byte errors (measured over a user-selected period of time) exceeds a certain user-
specified B2 Byte Error threshold.
0 - Indicates that the SF Defect condition is NOT currently being declared.
This bit is set to 0 when the number of B2 byte errors (accumulated over a given interval of time) does not exceed the
SF Defect Declaration threshold.
1 - Indicates that the SF Defect condition is currently being declared.
This bit is set to 1 when the number of B2 errors (accumulated over a given interval of time) does exceed the SF Defect
Declaration threshold.
BIT 3 - SD (Signal Degrade) Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STM-0 TOH Processor block is currently declaring the
SD defect condition. The Receive STM-0 TOH Processor block will declare the SD defect condition anytime it has
T
ABLE
53: R
ECEIVE
STM-0/STM-1 T
RANSPORT
S
TATUS
R
EGISTER
0 (RTSR0 = 0
X
0207)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
RDI-L Defect
Declared
S1 Byte
Unstable
Defect
Declared
K1, K2 Byte
Unstable
Defect
Declared
SF Defect
Declared
SD Defect
Declared
LOFDefect
Detected
SEFDefect
Declared
LOSDefect
Declared
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
0
0
0
0
0
0
0
0