
PRELIMINARY
XRT86SH221
120
REV. P1.0.5
SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
This READ/WRITE bit-field is used to either enable or disable de-scrambling by the Receive STM-0/STM-1 TOH
Processor block, associated with channel N.
0 - De-Scrambling is enabled.
1 - De-Scrambling is disabled.
BIT 3 - SONET/SDH Select
This bit is used to select between SONET processing or SDH processing.
0 - SONET Processing
1 - SDH Processing
BIT 2 - REI-L Error Type
This READ/WRITE bit-field is used to specify how the Receive STM-0/STM-1 TOH Processor block will count (or tally)
REI-L events, for Performance Monitoring purposes. The user can configure the Receive STM-0/STM-1 TOH
Processor block to increment REI-L events on either a per-bit or per-frame basis.
If the user configures the Receive STM-0/STM-1 TOH Processor block to increment REI-L events on a per-bit basis,
then it will incrememt the Receive STM-0/STM-1 Transport REI-L Error Count register by the value of the lower nibble
within the M0/M1 byte of the incoming STM-0 data-stream.
If the user configures the Receive STM-0/STM-1 TOH Processor block to increment REI-L events on a per-frame basis,
then it will increment the Receive STM-0/STM-1 Transport REI-L Error Count register each time it receives an STM-0
or STM-1 frame, in which the lower nibble of the M0/M1 byte is set to a non-zero value.
0 - Configures the Receive STM-0/STM-1 TOH Processor block to count or tally REI-L events on a per-bit basis.
1 - Configures the Receive STM-0/STM-1 TOH Processor block to count or tally REI-L events on a per-frame basis.
BIT 1 - B2 Error Type
This READ/WRITE bit-field is used to specify how the Receive STM-0 TOH Processor block will count (or tally) B2 byte
errors, for Performance Monitoring purposes. The user can configure the Receive STM-0 TOH Processor block to
increment B2 byte errors on either a per-bit or a per-frame basis.
If the user configures the Receive STM-0 TOH Processor block to increment B2 byte errors on a per-bit basis, then it
will increment the Receive Transport B2 Byte Error Count register by the number of bits (within the B2 byte value) that
is in error.
If the user configures the Receive STM-0 TOH Processor block to increment B2 byte errors on a per-frame basis, then
it will increment the Receive Transport B2 Byte Error Count register each time it receives an STM-0 frame that contains
an erred B2 byte.
0 - Configures the Receive STM-0 TOH Processor block to count B2 byte errors on a per-bit basis.
1 - Configures the Receive STM-0 TOH Processor block to count B2 byte errors on a per-frame basis.
BIT 0 - B1 Error Type
This READ/WRITE bit-field is used to specify how the Receive STM-0 TOH Processor block will count (or tally) B1 byte
errors, for Performance Monitoring purposes. The user can configure the Receive STM-0 TOH Processor block to
increment B1 byte errors on either a per-bit or per-frame basis.
If the user configures the Receive STM-0 TOH Processor block to increment B1 byte errors on a per-bit basis, then it
will increment the Receive Transport B1 Byte Error Count register by the number of bits (within the B1 byte value) that
is in error.
If the user configures the Receive STM-0 TOH Processor block to increment B1 byte errors on a per-frame basis, then
it will increment the Receive Transport B1 Byte Error Count Register each time it receives an STM-0 frame that contains
an erred B1 byte.
0 - Configures the Receive STM-0 TOH Processor block to count B1 byte errors on a per-bit basis.
1 - Configures the Receive STM-0 TOH Processor block to count B1 byte errors on a per-frame basis.