- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376463 > XRT86SH221IB (EXAR CORP) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | XRT86SH221IB |
| 廠商： | EXAR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | DATACOM, FRAMER, PBGA388 |
| 封裝： | 27 X 27 MM, PLASTIC, BGA-388 |
| 文件頁數(shù)： | 170/353頁 |
| 文件大?。?/td> | 2330K |
| 代理商： | XRT86SH221IB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁當(dāng)前第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁第318頁第319頁第320頁第321頁第322頁第323頁第324頁第325頁第326頁第327頁第328頁第329頁第330頁第331頁第332頁第333頁第334頁第335頁第336頁第337頁第338頁第339頁第340頁第341頁第342頁第343頁第344頁第345頁第346頁第347頁第348頁第349頁第350頁第351頁第352頁第353頁
XRT86SH221
PRELIMINARY
161
SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
REV. P1.0.5
Processor block has received 3 (or 5) consecutive SPEs that each contains the same C2 byte value.Note:Receiving a
given C2 byte value in 3 (or 5) consecutive SPEs also sets this bit-field to 0.
0 - Indicates that the Receive STM-0 POH Processor block is currently NOT declaring the C2 (Path Signal Label Byte)
Unstable defect condition.
1 - Indicates that the Receive STM-0 POH Processor block is currently declaring the C2 (Path Signal Label Byte)
Unstable defect condition.
BIT 5 - Path - Unequipped (UNEQ-P) Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STM-0 POH Processor block is currently declaring the
UNEQ-P defect condition. The Receive STM-0 POH Processor block will declare the UNEQ-P defect condition, anytime
that it receives at least five (5) consecutive STM-0 frames, in which the C2 byte was set to the value 0x00 (which
indicates that the SPE is Unequipped).
The Receive STM-0 POH Processor block will clear the UNEQ-P defect condition, if it receives at least five (5)
consecutive STM-0 frames, in which the C2 byte was set to a value other than 0x00.
0 - Indicates that the Receive STM-0 POH Processor block is currently NOT declaring the UNEQ-P defect condition.
1 - Indicates that the Receive STM-0 POH Processor block is currently declaring the UNEQ-P defect condition.
N
OTE
:
:The Receive STM-0 POH Processor block will not declare the UNEQ-P defect condition if it configured to
expect to receive STM-0 frames with C2 bytes being set to 0x00 (e.g., if the Receive STM-0 Path - Expected
Path Label Value Register -Address Location= 0x0297) is set to 0x00.
BIT 4 - Path Payload Mismatch (PLM-P) Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STM-0 POH Processor block is currently declaring the
PLM-P defect condition.The Receive STM-0 POH Processor block will declare the PLM-P defect condition, if it receives
at least five (5) consecutive STM-0 frames, in which the C2 byte was set to a value other than that which it is expecting
to receive. Whenever the Receive STM-0 POH Processor block is determining whether or not it should declare the
PLM-P defect, it will check the contents of the following two registers.
The Receive STM-0 Path - Received Path Label Value Register (Address Location= 0xN196).
The Receive STM-0 Path - Expected Path Label Value Register (Address Location= 0xN197).
The Receive STM-0 Path - Expected Path Label Value Register contains the value of the C2 bytes, that the Receive
STM-0 POH Processor blocks expects to receive.The Receive STM-0 Path - Received Path Label Value Register
contains the value of the C2 byte, that the Receive STM-0 POH Processor block has most received validated (by
receiving this same C2 byte in five consecutive STM-0 frames). The Receive STM-0 POH Processor block will declare
the PLM-P defect condition if the contents of these two register do not match. The Receive STM-0 POH Processor
block will clear the PLM-P defect condition if whenever the contents of these two registers do match.
0 - Indicates that the Receive STM-0 POH Processor block is currently NOT declaring the PLM-P defect condition.
1 - Indicates that the Receive STM-0 POH Processor block is currently declaring the PLM-P defect condition
N
OTE
:
The Receive STM-0 POH Processor block will clear the PLM-P defect, upon declaring the UNEQ-P defect
condition.
BIT 3 - Path Remote Defect Indicator (RDI-P) Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STM-0 POH Processor block is currently declaring the
RDI-P defect condition.
If the Receive STM-0 POH Processor block is configured to support the Single-bit RDI-P function, then it will declare
the RDI-P defect condition if BIT 5 (within the G1 byte of the incoming STM-0 frame) is set to 1 for RDI-P_THRD number
of incoming consecutive STM-0 frames.
If the Receive STM-0 POH Processor block is configured to support the Enhanced RDI-P (ERDI-P) function, then it will
declare the RDI-P defect condition if Bits 5, 6 and 7 (within the G1 byte of the incoming STM-0 frame) are set to [0, 1,
0], [1, 0, 1] or [1, 1, 0] for RDI-P_THRD number of consecutive STM-0 frames.
0 - Indicates that the Receive STM-0 POH Processor block is NOT currently declaring the RDI-P defect condition.
1 - Indicates that the Receive STM-0 POH Processor block is currently declaring the RDI-P defect condition.
N
OTE
:
The user can specify the value for RDI-P_THRD by writing the appropriate data into Bits 3 through 0 (RDI-P
THRD) within the Receive STM-0 Path - SDH Receive RDI-P Register (Address Location= 0x0293).
BIT 2 - RDI-P (Path - Remote Defect Indicator) Unstable Defect Declared
This READ-ONLY bit-field indicates whether or not the Receive STM-0 POH Processor block is currently declaring the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT86SH328 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86SH328_07 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86SH328IB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL32_1 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL32_2 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT86SH221IB-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC SDH-TO-PDH, VT/TU INTGR 21 CHNL 2FRAME RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT86SH221OR | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT86SH328 | 制造商:EXAR 制造商全稱:EXAR 功能描述:28-CHANNEL SONET/SDH VT MAPPER REGISTER DESCRIPTION WITH M13 |
| XRT86SH328_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET |
| XRT86SH328_08 | 制造商:EXAR 制造商全稱:EXAR 功能描述:28-CHANNEL SONET/SDH VT MAPPER REGISTER DESCRIPTION WITH M13 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。