
PRELIMINARY
XRT86SH221
168
REV. P1.0.5
SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
BIT [7:5] - Unused
BIT 4 - Detection of AIS Pointer Interrupt Enable
This READ/WRITE bit-field is used to either enable or disable the Detection of AIS Pointer interrupt.
If this interrupt is enabled, then the Receive STM-0 POH Processor block will generate an interrupt anytime it detects
an AIS Pointer, in the incoming STM-0 data stream.
N
OTE
:
An AIS Pointer is defined as a condition in which both the H1 and H2 bytes (within the TOH) are each set to an
All Ones Pattern.
0 - Disables the Detection of AIS Pointer Interrupt.
1 - Enables the Detection of AIS Pointer Interrupt.
BIT 3 - Detection of Pointer Change Interrupt Enable
This READ/WRITE bit-field is used to either enable or disable the Detection of Pointer Change Interrupt.
If this interrupt is enabled, then the Receive STM-0 POH Processor block will generate an interrupt anytime it has
accepted a new pointer value.
0 - Disables the Detection of Pointer Change Interrupt.
1 - Enables the Detection of Pointer Change Interrupt.
BIT 2 - Unused
BIT 1 - Change in TIM-P (Trace Identification Mismatch) Defect Condition Interrupt
This READ/WRITE bit-field is used to either enable or disable the Change in TIM-P Condition interrupt.
If this interrupt is enabled, then the Receive STM-0 POH Processor block will generate an interrupt in response to either
of the following events.
If the TIM-P defect condition is declared.
If the TIM-P defect condition is cleared.
0 - Disables the Change in TIM-P Defect Condition Interrupt.
1 - Enables the Change in TIM-P Defect Condition Interrupt.
BIT 0 - Change in Path Trace Message Unstable Defect Condition Interrupt Status
This READ/WRITE bit-field is used to either enable or disable the Change in Path Trace Message Unstable Defect
Condition Interrupt.
If this interrupt is enabled, then the Receive STM-0 POH Processor block will generate an interrupt in response to either
of the following events.
Whenever the Receive STM-0 POH Processor block declares the Path Trace Message Unstable Defect
Condition.· Whenever the Receive STM-0 POH Processor block clears the Path Trace Message Unstable
Defect Condition.
0 - Disables the Change in Path Trace Message Unstable Defect Condition interrupt.
1 - Enables the Change in Path Trace Message Unstable Defect Condition interrupt.
T
ABLE
113: R
ECEIVE
STM-0 P
ATH
- SDH R
ECEIVE
P
ATH
I
NTERRUPT
E
NABLE
2 (RPIE2 = 0
X
028D)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Unused
Detection of
AIS Pointer
Interrupt
Enable
Detection of
Pointer
Change
Interrupt
Enable
Unused
Change in
TIM-P Defect
Condition
Interrupt
Enable
Change in
Path Trace
Message
Unstable
Defect
Condition
Interrupt
Enable
R/O
R/O
R/O
R/W
R/O
R/W
R/W
0
0
0
0
0
0
0
0