
PRELIMINARY
XRT86SH221
158
REV. P1.0.5
SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
BIT 1 - Unused
BIT 0 - Automatic Transmission of E1 AIS (via the downstream E1s) Enable
This READ/WRITE bit-field serves two purposes.It is used to configure each of the 28 Egress Direction Transmit E1
Framer blocks to automatically transmit the E1 AIS Indicator via the downstream E1 signal, upon declaration of either
the SF, SD, LOS or LOF defect conditions via the Receive STM-0 TOH Processor block.
It also is used to configure each of the 28 Egress Direction Transmit E1 Framer blocks to automatically transmit the E1
AIS indicator, via its outbound E1 signals, upon declaration of the AIS-L defect condition, via the Receive STM-0 TOH
Processor block.
0 - Does not configure all 28 of the Egress Direction Transmit E1 Framer blocks to automatically transmit the E1 AIS
indicator, whenever the Receive STM-0 TOH Processor block declares either the LOS, LOF, SD, SF or AIS-L defect
conditions.
1 - Configures all 28 of the Egress Direction Transmit E1 Framer blocks to automatically transmit the E1 AIS indicator,
whenever (and for the duration that) the Receive STM-0 TOH Processor block declares either the LOS, LOF, SD, SF
or AIS-L defect conditions.
BIT [7:0] - Receive A1, A2 Byte Error Count Register - MSB Register
This RESET-upon-READ register, along with the Receive STM-0/STM-1 Transport - A1, A2 Byte Error Count Register
- Byte
0 presents a 16-bit representation of the total number of A1 and A2 byte errors that the Receive STM-0/STM-1 TOH
Processor block has detected (within the incoming STM-0/STM-1 data-stream) since the last read of this register.
N
OTE
:
This register contains the MSB (Most Significant Byte) of this 16-bit expression.
BIT [7:0] - Receive A1, A2 Byte Error Count Register - LSB Register
This RESET-upon-READ register, along with the Receive STM-0/STM-1 Transport - A1, A2 Byte Error Count Register
- Byte 1 presents a 16-bit representation of the total number of A1 and A2 byte errors that the Receive STM-0/STM-1
TOH Processor block has detected (within the incoming STM-0/STM-1 data-stream) since the last read of this register.
N
OTE
:
This register contains the LSB (Least Significant Byte) of this 16-bit expression.
T
ABLE
105: R
ECEIVE
STM-0/STM-1 T
RANSPORT
- A1, A2 B
YTE
E
RROR
C
OUNT
R
EGISTER
1 (A1A2BE1 =
0
X
026E)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Receive A1, A2 Byte Error Count[15:8]
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
T
ABLE
106: R
ECEIVE
STM-0/STM-1 T
RANSPORT
- A1, A2 B
YTE
E
RROR
C
OUNT
R
EGISTER
0 (A1A2BE0 =
0
X
026F)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Receive A1, A2 Byte Error Count[7:0]
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0