
XRT86SH221
PRELIMINARY
145
SDH-TO-PDH FRAMER/MAPPER WITH INTEGRATED 21-CHANNEL E1 SH LIU
REV. P1.0.5
BIT [7:0] - SD_SET_MONITOR_INTERVAL - MSB
These READ/WRITE bits, along the contents of the Receive STM-0 Transport - SD SET Monitor Interval - Byte 1 and Byte
0 registers are used to specify the length of the monitoring period (in terms of ms) for SD (Signal Degrade) defect declara-
tion.
When the Receive STM-0 TOH Processor block is checking the incoming STM-0 signal in order to determine if it should
declare the SD defect condition, it will accumulate B2 byte errors throughout the user-specified SD Defect Declaration mon-
itoring period. If, during this SD Defect Declaration Monitoring period, the Receive STM-0 TOH Processor block accumu-
lates more B2 byte errors than that specified within the Receive STM-0 Transport SD SET Threshold register, then the
Receive STM-0 TOH Processor block will declare the SD defect condition.
N
OTES
:
1.
The value that the user writes into these three (3) SD Set Monitor Window registers, specifies the
duration of the SD Defect Declaration Monitoring Period, in terms of ms.
2.
This particular register byte contains the MSB (Most significant byte) value of the three registers that
specify the SD Defect Declaration Monitoring Period.
BIT [7:0] - SD_SET_MONITOR_INTERVAL - Bits 15 through 8
These READ/WRITE bits, along the contents of the Receive STM-0 Transport - SD SET Monitor Interval - Byte 2 and
Byte 0 registers are used to specify the length of the monitoring period (in terms of ms) for SD (Signal Degrade) defect
declaration.
When the Receive STM-0 TOH Processor block is checking the incoming STM-0 signal in order to determine it it should
declare the SD defect condition, it will accumulate B2 byte errors throughout the user-specified SD Defect Declaration
Monitoring Period. If, during this SD Defect Declaration Monitoring Period the Receive STM-0 TOH Processor block
accumulates more B2 byte errors than that specified within the Receive STM-0 Transport SD SET Threshold register,
then the Receive STM-0 TOH Processor block will declare the SD defect condition.
N
OTE
:
The value that the user writes into these three (3) SD Set Monitor Window registers, specifies the duration of
the SD Defect Declaration Monitoring Period, in terms of ms.
T
ABLE
85: R
ECEIVE
STM-0 T
RANSPORT
- R
ECEIVE
SD S
ET
M
ONITOR
I
NTERVAL
0 (RSFCT0 = 0
X
023D)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SD_SET_MONITOR_WINDOW[23:16]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
T
ABLE
86: R
ECEIVE
STM-0 T
RANSPORT
- R
ECEIVE
SD S
ET
M
ONITOR
I
NTERVAL
1 (RSDSMI1 = 0
X
023E)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SD_SET_MONITOR_WINDOW[15:8]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0