
User’s Manual U16541EJ4V0UD
11
4.3.7
Port 9....................................................................................................................................... 127
4.3.8
Port CM ................................................................................................................................... 135
4.3.9
Port CT .................................................................................................................................... 137
4.3.10
Port DH.................................................................................................................................... 139
4.3.11
Port DL .................................................................................................................................... 141
4.4
Block Diagrams .....................................................................................................................144
4.5
Port Register Settings When Alternate Function Is Used.................................................174
4.6
Cautions .................................................................................................................................182
4.6.1
Cautions on setting port pins ................................................................................................... 182
4.6.2
Cautions on bit manipulation instruction for port n register (Pn) .............................................. 185
4.6.3
Cautions on on-chip debug pins .............................................................................................. 186
4.6.4
Cautions on P05/INTP2/DRST pin .......................................................................................... 186
4.6.5
Cautions on P10, P11, and P53 pins when power is turned on ............................................... 186
4.6.6
Hysteresis characteristics ........................................................................................................ 186
CHAPTER 5 BUS CONTROL FUNCTION...........................................................................................187
5.1
Features..................................................................................................................................187
5.2
Bus Control Pins ...................................................................................................................188
5.2.1
Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed............... 188
5.2.2
Pin status in each operation mode .......................................................................................... 188
5.3
Memory Block Function........................................................................................................189
5.4
External Bus Interface Mode Control Function..................................................................190
5.5
Bus Access ............................................................................................................................191
5.5.1
Number of clocks for access.................................................................................................... 191
5.5.2
Bus size setting function .......................................................................................................... 191
5.5.3
Access by bus size .................................................................................................................. 192
5.6
Wait Function.........................................................................................................................199
5.6.1
Programmable wait function .................................................................................................... 199
5.6.2
External wait function .............................................................................................................. 200
5.6.3
Relationship between programmable wait and external wait ................................................... 201
5.6.4
Programmable address wait function ...................................................................................... 202
5.7
Idle State Insertion Function ................................................................................................203
5.8
Bus Hold Function ................................................................................................................204
5.8.1
Functional outline .................................................................................................................... 204
5.8.2
Bus hold procedure ................................................................................................................. 205
5.8.3
Operation in power save mode................................................................................................ 205
5.9
Bus Priority ............................................................................................................................206
5.10
Bus Timing .............................................................................................................................207
CHAPTER 6 CLOCK GENERATION FUNCTION ...............................................................................213
6.1
Overview.................................................................................................................................213
6.2
Configuration .........................................................................................................................214
6.3
Registers ................................................................................................................................216
6.4
Operation................................................................................................................................221
6.4.1
Operation of each clock ........................................................................................................... 221
6.4.2
Clock output function ............................................................................................................... 221
6.5
PLL Function..........................................................................................................................222
6.5.1
Overview ................................................................................................................................. 222