
User’s Manual U16541EJ4V0UD
869
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION
The V850ES/SG2 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and can process a
total of 71 to 79 interrupt requests.
An interrupt is an event that occurs independently of program execution, and an exception is an event whose
occurrence is dependent on program execution.
The V850ES/SG2 can process interrupt request signals from the on-chip peripheral hardware and external
sources.
Moreover, exception processing can be started by the TRAP instruction (software exception) or by
generation of an exception event (i.e. fetching of an illegal opcode) (exception trap).
22.1 Features
Interrupts
Non-maskable interrupts: 2 sources
Maskable interrupts:
External: 8, Internal: 47/51 sources (see Table 1-1)
8 levels of programmable priorities (maskable interrupts)
Multiple interrupt control according to priority
Masks can be specified for each maskable interrupt request.
Noise elimination, edge detection, and valid edge specification for external interrupt request signals.
Exceptions
Software exceptions: 32 sources
Exception trap:
2 sources (illegal opcode exception)
Interrupt/exception sources are listed in Table 22-1.
Table 22-1. Interrupt Source List (1/4)
Type
Classification
Default
Priority
Name
Trigger
Generating
Unit
Exception
Code
Handler
Address
Restored
PC
Interrupt
Control
Register
Reset
Interrupt
RESET
RESET pin input
Reset input by internal source
RESET
0000H
00000000H
Undefined
NMI
NMI pin valid edge input
Pin
0010H
00000010H
nextPC
Non-
maskable
Interrupt
INTWDT2
WDT2 overflow
WDT2
0020H
00000020H
Note 1
TRAP0n
Note 2
TRAP instruction
004nH
Note 2
00000040H
nextPC
Software
exception
Exception
TRAP1n
Note 2
TRAP instruction
005nH
Note 2
00000050H
nextPC
Exception
trap
Exception
ILGOP/
DBG0
Illegal opcode/
DBTRAP instruction
0060H
00000060H
nextPC
Notes 1. For the restoring in the case of INTWDT2, see 22.2.2 (2) INTWDT2 signal.
2. n = 0 to FH