
APPENDIX D REVISION HISTORY
User’s Manual U16541EJ4V0UD
1071
(2/4)
Page
Description
p. 259
Modification of 7.5.2 (2) (c) Operation of TPnCCR1 register
p. 262
Modification of Figure 7-17 Basic Timing in External Trigger Pulse Output Mode
p. 262
Addition of description to 7.5.3 External trigger pulse output mode (TPnMD2 to TPnMD0 bits = 010)
p. 263
Addition of Note 2 to Figure 7-18 Setting of Registers in External Trigger Pulse Output Mode
p. 275
Addition of Note 2 to Figure 7-22 Setting of Registers in One-Shot Pulse Output Mode
p. 277
Modification of Figure 7-23 Software Processing Flow in One-Shot Pulse Output Mode
p. 282
Addition of Note 2 and modification of Figure 7-26 Setting of Registers in PWM Output Mode
p. 315
Modification of 7.7 (1) Capture operation
p. 327
Modification of 8.4 (7) TMQ0 capture/compare register 0 (TQ0CCR0)
p. 329
Modification of 8.4 (8) TMQ0 capture/compare register 1 (TQ0CCR1)
p. 331
Modification of 8.4 (9) TMQ0 capture/compare register 2 (TQ0CCR2)
p. 333
Modification of 8.4 (10) TMQ0 capture/compare register 3 (TQ0CCR3)
p. 335
Modification of 8.4 (11) TMQ0 counter read buffer register (TQ0CNT)
p. 338
Modification of Figure 8-4 Register Setting for Interval Timer Mode Operation
p. 346
Modification of Figure 8-10 Basic Timing in External Event Count Mode
p. 348
Modification of Figure 8-11 Register Setting for Operation in External Event Count Mode
p. 350
Addition of Caution 2 to 8.5.2 (2) Operation timing in external event count mode
p. 352
Modification of 8.5.2 (2) (c) Operation of TQ0CCR1 to TQ0CCR3 registers
p. 356
Modification of Figure 8-17 Basic Timing in External Trigger Pulse Output Mode
p. 357
Addition of description to 8.5.3 External trigger pulse output mode (TQ0MD2 to TQ0MD0 bits = 010)
p. 358
Addition of Note to Figure 8-18 Setting of Registers in External Trigger Pulse Output Mode
p. 371
Addition of Note to Figure 8-22 Setting of Registers in One-Shot Pulse Output Mode
pp. 373, 374
Modification of Figure 8-23 Software Processing Flow in One-Shot Pulse Output Mode
pp. 379, 380
Addition of Note and modification of Figure 8-26 Setting of Registers in PWM Output Mode
p. 415
Modification of 8.7 (1) Capture operation
p. 425
Modification of Figure 10-1 Block Diagram of Watch Timer
p. 435
Modification of Figure 11-1 Block Diagram of Watchdog Timer 2
p. 436
Modification of 11.3 (1) Watchdog timer mode register 2 (WDTM2)
p. 442
Modification of 12.2 (1) Real-time output buffer registers 0L, 0H (RTBL0, RTBH0)
pp. 451, 452
Modification of description and addition of Caution 3 in 13.4 (1) A/D converter mode register 0 (ADA0M0)
p. 453
Addition of Caution 1 in 13.4 (2) A/D converter mode register 1 (ADA0M1)
pp. 454, 455
Modification of Table 13-2 Conversion Time Selection in Normal Conversion Mode (ADA0HS1 Bit = 0)
and Table 13-3 Conversion Time Selection in High-Speed Conversion Mode (ADA0HS1 Bit = 1)
p. 458
Modification of 13.4 (5) A/D conversion result registers n, nH (ADA0CRn, ADA0CRnH)
p. 462
Modification of Figure 13-3 Conversion Operation Timing (Continuous Conversion)
pp. 476, 477
Modification of (9) and addition of (10) to (13) in 13.6 Cautions
p. 480
Addition of description to 13.7 (6) Differential linearity error
p. 482
Modification of 14.1 Functions
p. 486
Modification of 14.4.3 Cautions
p. 495
Addition of Caution to 15.4 (4) UARTAn option control register 0 (UAnOPT0)
p. 517
Modification of 15.7 (4) Baud rate