參數(shù)資料
型號: T7698
廠商: Lineage Power
英文描述: Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器)
中文描述: 四T1/E1線路接口和八路的T1/E1監(jiān)視器(四個T1/E1線接口和八T1/E1的監(jiān)控器)
文件頁數(shù): 88/112頁
文件大?。?/td> 1359K
代理商: T7698
Data Sheet
January 1999
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor
88
Lucent Technologies Inc.
Frame Monitors
(continued)
Frame Monitor Status/Counter Registers
(continued)
Table 85. ET-RE Severely Errored Seconds Counter Register (Framer_SR32—Framer_SR33)
Table 86. ET-RE Unavailable Seconds Counter Register (Framer_SR34—Framer_SR35)
The following status registers are dedicated to the NT1 and the NT1 remote end (NT1-RE) interface. The alarm
conditions to evaluate errored seconds and severely errored seconds are defined in the NT1 and NT1-RE enable
registers (registers Framer_PR6 and Framer_PR7). The NT1 errored seconds and severely errored seconds mon-
itor the occurrences of Sa6 = 001X. The NT1-RE errored seconds and severely errored seconds monitor the occur-
rences of Sa6 = 00X1.
Table 87. NT1 Errored Seconds Counter Register (Framer_SR36—Framer_SR37)
Table 88. NT1 Bursty Errored Seconds Counter Register (Framer_SR38—Framer_SR39)
Table 89. NT1 Severely Errored Seconds Counter Register (Framer_SR40—Framer_SR41)
Table 90. NT1 Unavailable Seconds Counter Register (Framer_SR42—Framer_SR43)
Byte
MSB
LSB
Bits
7—0
7—0
Description
ET-RE severely errored seconds counter (bit 15—bit 8).
ET-RE severely errored seconds counter (bit 7—bit 0).
Byte
MSB
LSB
Bits
7—0
7—0
Description
ET-RE unavailable seconds counter bits (bit 15—bit 8).
ET-RE unavailable seconds counter bits (bit 7—bit 0).
Byte
MSB
LSB
Bits
7—0
7—0
Description
NT1 errored seconds counter (bit 15—bit 8).
NT1 errored seconds counter (bit 7—bit 0).
Byte
MSB
LSB
Bits
7—0
7—0
Description
NT1 bursty errored seconds counter (bit 15—bit 8).
NT1 bursty errored seconds counter (bit 7—bit 0).
Byte
MSB
LSB
Bits
7—0
7—0
Description
NT1 severely errored seconds counter (bit 15—bit 8).
NT1 severely errored seconds counter (bit 7—bit 0).
Byte
MSB
LSB
Bits
7—0
7—0
Description
NT1 unavailable seconds counter bits (bit 15—bit 8).
NT1 unavailable seconds counter bits (bit 7—bit 0).
相關(guān)PDF資料
PDF描述
T7705A SUPPLY-VOLTAGE SUPERVISORS
T8100A H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時間段交換機)
T8100 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機)
T8102 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機)
T8105 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T77 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron
T7700 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family
T77000150 制造商:Assembly Value Added 功能描述:
T7705102CA 制造商:Texas Instruments 功能描述:
T7705A 制造商:TI 制造商全稱:Texas Instruments 功能描述:SUPPLY-VOLTAGE SUPERVISORS