參數(shù)資料
型號(hào): T7698
廠商: Lineage Power
英文描述: Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器)
中文描述: 四T1/E1線路接口和八路的T1/E1監(jiān)視器(四個(gè)T1/E1線接口和八T1/E1的監(jiān)控器)
文件頁(yè)數(shù): 30/112頁(yè)
文件大?。?/td> 1359K
代理商: T7698
Data Sheet
January 1999
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor
30
Lucent Technologies Inc.
Line Interface Units: Transmit
Output Pulse Generation
The transmitter accepts a clock with NRZ data in single-rail mode (DUAL = 0: register 5, bit 4) or a clock, and posi-
tive and negative NRZ data in dual-rail mode (DUAL = 1) from the system. The device converts this data to a bal-
anced bipolar signal (AMI format) with optional B8ZS(DS1)/HDB3(CEPT) encoding and jitter attenuation. Low-
impedance output drivers produce these pulses on the line interface. Positive 1s are output as a positive pulse on
TTIP and negative 1s are output as a positive pulse on TRING. Binary 0s are converted to null pulses. The total
delay of the data from the system interface to the transmit driver is approximately 3 to 11 bit periods, depending on
the code configuration (see the Zero Substitution Decoding (CODE) section, page 23 and the Zero Substitution
Encoding (CODE) section, page 31).
Additional delay results if the jitter attenuator is selected for use in the transmit path (see the LIU Delay Values sec-
tion).
Transmit pulse shaping is controlled by the on-chip pulse-width controller and pulse equalizer. The pulse-width con-
troller produces high-speed timing signals to accurately control the transmit pulse widths. This eliminates the need
for a tightly controlled transmit clock duty cycle that is usually required in discrete implementations. The pulse
equalizer controls the amplitudes of the pulses. Different pulse equalizations are selected through proper settings
of EQA, EQB, and EQC (registers 6 to 9, bits 5 to 7) as described in Table 12.
Table 12. Equalizer/Rate Control
* In DS1 mode, the distance to the DSX for 22 gauge PIC (ABAM) cable is specified. Use the maximum cable loss figures for other cable types.
In CEPT mode, equalization is specified for coaxial or twisted-pair cable.
Loss measured at 772 kHz.
In 75
applications, Option 1 is recommended over Option 2 for lower device power dissipation. Option 2 allows for the same transformer as
used in CEPT 120
applications.
Jitter
The intrinsic jitter of the transmit path, i.e., the jitter at TTIP/TRING when no jitter is applied to TCLK (and the jitter
attenuator is not selected, JAT = 0), is typically 5 nsp-p and will not exceed 0.02 UIp-p.
EQA
EQB
EQC
Service
Clock
Rate
Transmitter Equalization
*
Maximum
Cable Loss
Feet
Meters
dB
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
DS1
1.544 MHz
0 ft. to 131 ft.
131 ft. to 262 ft.
262 ft. to 393 ft.
393 ft. to 524 ft.
524 ft. to 655 ft.
0 m to 40 m
40 m to 80 m
80 m to 120 m
120 m to 160 m
160 m to 200 m
0.6
1.2
1.8
2.4
3.0
CEPT
2.048 MHz
75
(Option 2)
120
or 75
(Option 1)
Not Used
相關(guān)PDF資料
PDF描述
T7705A SUPPLY-VOLTAGE SUPERVISORS
T8100A H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)間段交換機(jī))
T8100 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)隙交換機(jī))
T8102 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)隙交換機(jī))
T8105 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)隙交換機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T77 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron
T7700 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family
T77000150 制造商:Assembly Value Added 功能描述:
T7705102CA 制造商:Texas Instruments 功能描述:
T7705A 制造商:TI 制造商全稱:Texas Instruments 功能描述:SUPPLY-VOLTAGE SUPERVISORS