參數(shù)資料
型號: T7698
廠商: Lineage Power
英文描述: Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器)
中文描述: 四T1/E1線路接口和八路的T1/E1監(jiān)視器(四個T1/E1線接口和八T1/E1的監(jiān)控器)
文件頁數(shù): 67/112頁
文件大?。?/td> 1359K
代理商: T7698
Data Sheet
January 1999
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor
67
Lucent Technologies Inc.
Frame Monitors
(continued)
Alarms and Performance Monitoring
(continued)
4.
Blue alarm
or the
alarm indication signal
(AIS). The alarm indication signal (AIS), sometimes referred to as
the blue alarm, is an indication that the remote end is out of service. The T7698 detects an incoming alarm
indication signal as defined in Table 39.
5.
The
continuous E-bit
alarm (CON-E) is asserted when the receive frame monitor detects:
I.
Five consecutive seconds where each one-second interval contains
991 received E bits = 0 events.
II.
Simultaneously, no LFA or LMFA occurred.
III. Optionally, no A bit = 1 was received*.
IV. Optionally, neither Sa6-F
hex
nor Sa6-E
hex
codes were detected*.
The five-second timer is started when:
I.
CRC-4 multiframe alignment is achieved, and
II.
Optionally, A = 0 is detected, and
III. Optionally, neither Sa6
_
F
hex
nor Sa6
_
E
hex
is detected.
The five-second counter is restarted and the continuous E-bit alarm is disabled when:
I.
LFA or LMFA occurs, or
II.
990 E bit = 0 events occurred in 1 second, or
III. Optionally, an A bit = 1, is detected, or
IV. Optionally, a valid Sa6_F
hex
or Sa6_E
hex
code was detected.
* Options can be set through register Framer_PR1.
Table 39. Alarm Indication Signal Conditions
Framing Format
DS1
Remote Frame Alarm Format
As indicated in ANSI TI.231_1997, the receive frame monitor detects an
unframed signal with a 1s density of at least 99.9% for a period of 3 ms. The
AIS defect is terminated when a signal is detected as not meeting either the
99.9% 1s density or the unframed signal criteria for a period of
3 ms.
As described in Draft prETS 300 233:1992 Section 8.2.2.4, loss of frame
alignment occurs and the frame monitor receives a 512 bit period containing
two (2) or less binary zeros.
As described in ITU Rec. G.775, the incoming signal has two (2) or fewer
zeros in each of two consecutive double frame periods (512 bits). AIS is
cleared if each of two consecutive double frame periods contains three (3) or
more zeros or frame alignment signal (FAS) has been found.
CEPT ETSI
CEPT ITU
相關(guān)PDF資料
PDF描述
T7705A SUPPLY-VOLTAGE SUPERVISORS
T8100A H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時間段交換機(jī))
T8100 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機(jī))
T8102 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機(jī))
T8105 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T77 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron
T7700 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family
T77000150 制造商:Assembly Value Added 功能描述:
T7705102CA 制造商:Texas Instruments 功能描述:
T7705A 制造商:TI 制造商全稱:Texas Instruments 功能描述:SUPPLY-VOLTAGE SUPERVISORS