- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T7698 (Lineage Power) Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器) PDF資料下載
參數(shù)資料
| 型號： | T7698 |
| 廠商： | Lineage Power |
| 英文描述： | Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器) |
| 中文描述： | 四T1/E1線路接口和八路的T1/E1監(jiān)視器（四個T1/E1線接口和八T1/E1的監(jiān)控器） |
| 文件頁數(shù)： | 35/112頁 |
| 文件大?。?/td> | 1359K |
| 代理商： | T7698 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
Data Sheet
January 1999
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor
35
Lucent Technologies Inc.
Line Interface Units: Jitter Attenuator
A selectable jitter attenuator is provided for narrow-bandwidth jitter transfer function applications. When placed in
the LIU receive path, the jitter attenuator provides narrow-bandwidth jitter filtering for line synchronization. The jitter
attenuator can also be placed in the transmit path to provide clock smoothing for applications such as synchro-
nous/asynchronous demultiplexers. In these applications, TCLK will have an instantaneous frequency that is higher
than the data rate, and some periods of TCLK are suppressed (gapped) in order to set the average long-term
TCLK frequency to within the transmit line rate specification. The jitter attenuator will smooth the gapped clock.
Generated (Intrinsic) Jitter
Generated jitter is the amount of jitter appearing on the output port when the applied input signal has no jitter. The
jitter attenuator of this device outputs a maximum of 0.05 UIp-p intrinsic jitter.
Jitter Transfer Function
The jitter transfer function describes the amount of jitter that is transferred from the input to the output over a range
of frequencies. The jitter attenuator exhibits a single-pole roll-off (20 dB/decade) jitter transfer characteristic that
has no peaking and a nominal filter corner frequency (3 dB bandwidth) of less than 4 Hz for DS1 operation and
approximately 10 Hz for CEPT operation. Optionally, a lower bandwidth of approximately 1.25 Hz can be selected
in CEPT operation by setting JABW0 = 1 (register 12, bit 5) for systems desiring compliance with ETSI-TBR12/13
jitter attenuation requirements. When configured to meet ETSI-TBR12/13, the clock connected to the XCLK input
must be
±
20 ppm. For a given frequency, different jitter amplitudes will cause a slight variation in attenuation
because of finite quantization effects. Jitter amplitudes of less than approximately 0.2 UI will have greater attenua-
tion than the single-pole roll-off characteristic. The jitter transfer curve is independent of data patterns. Typical jitter
transfer curves of the jitter attenuator are given in Figure 12 and Figure 14.
Jitter Accommodation
The minimum jitter accommodation of the jitter attenuator occurs when the XCLK frequency and the input clock’s
long-term average frequency are at their extreme frequency tolerances. When the jitter attenuator is used in the
LIU transmit path, the minimum accommodation is 28 UIp-p at the highest jitter frequency of 15 kHz. Typical
receiver jitter accommodation curves including the jitter attenuator in the LIU receive path are given in Figure 11
and Figure 13.
When the jitter attenuator is placed in the data path, a difference between the XCLK/16 frequency and the incom-
ing line rate for receive applications, or the TCLK rate for transmit applications, will result in degraded low-
frequency jitter accommodation performance. The peak-to-peak jitter accommodation (JAp-p) for frequencies from
above the corner frequency of the jitter attenuator (fc) to approximately 100 Hz is given by the following equation:
where:
f
data
= 1.544 MHz for DS1 or 2.048 MHz for CEPT;
for JABW0 = 0, fc = 3.8 Hz for DS1 or 10 Hz for CEPT,
and for JABW0 = 1, fc = 1.25 Hz for CEPT;
f
xclk
= XCLK tolerance in ppm;
f
data
= data tolerance in ppm.
Note that for lower corner frequencies, the jitter accommodation is more sensitive to clock tolerance than for higher
corner frequencies. When JABW0 = 1 and the jitter attenuator is used in the receive data path, the tolerance on
XCLK should be tightened to ±20 ppm in order to meet the jitter accommodation requirements of TBR12/13 as
given in G.823 for line data rates of ±50 ppm.
JAp-p
64
2
-----------------------2
f
xclk
f
data
π
f
c
–
(
)
f
data
–
UI
=
相關PDF資料 |
PDF描述 |
|---|---|
| T7705A | SUPPLY-VOLTAGE SUPERVISORS |
| T8100A | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時間段交換機) |
| T8100 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機) |
| T8102 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機) |
| T8105 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| T77 | 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron |
| T7700 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family |
| T77000150 | 制造商:Assembly Value Added 功能描述: |
| T7705102CA | 制造商:Texas Instruments 功能描述: |
| T7705A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SUPPLY-VOLTAGE SUPERVISORS |
發(fā)布緊急采購，3分鐘左右您將得到回復。