參數(shù)資料
型號(hào)： T7698
廠商： Lineage Power
英文描述： Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器)
中文描述： 四T1/E1線路接口和八路的T1/E1監(jiān)視器（四個(gè)T1/E1線接口和八T1/E1的監(jiān)控器）
文件頁(yè)數(shù)： 44/112頁(yè)
文件大?。?/td> 1359K
代理商： T7698
Data Sheet
January 1999
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor
44
Lucent Technologies Inc.
Line Interface Units: Quad Line Interface Unit Registers
(continued)
Alarm Mask Registers (0010, 0011)
The bits in the alarm mask registers in Table 22 allow the microprocessor to selectively mask each channel alarm
and prevent it from generating an interrupt. The mask bits correspond to the alarm status bits in the alarm registers
and are active-high to disable the corresponding alarm from generating an interrupt. These registers are read/write
registers.
*The numerical suffix identifies the channel number.
Global Control Registers (0100, 0101)
The bits in the global control registers in Table 23 and Table 24 allow the microprocessor to configure the various
device functions over all the four channels. All the control bits (with the exception of LOSSTD and ICTMODE) are
active-high. These are read/write registers.
Table 22. Alarm Mask Registers
Bits
Symbol
*
Description
Alarm Mask Register (2)
Mask analog loss of signal alarm for channels 1 & 2.
Mask digital loss of signal alarm for channels 1 & 2.
Mask transmit driver monitor alarm for channels 1 & 2.
Mask loss of transmit clock alarm for channels 1 & 2.
Alarm Mask Register (3)
Mask analog loss of signal alarm for channels 3 & 4.
Mask digital loss of signal alarm for channels 3 & 4.
Mask transmit driver monitor alarm for channels 3 & 4.
Mask loss of transmit clock alarm for channels 3 & 4.
4, 0
5, 1
6, 2
7, 3
MALOS[2:1]
MDLOS[2:1]
MTDM[2:1]
MLOTC[2:1]
4, 0
5, 1
6, 2
7, 3
MALOS[4:3]
MDLOS[4:3]
MTDM[4:3]
MLOTC[4:3]
Table 23. Global Control Register (0100)
Bits
Symbol
Description
Global Control Register (4)
The GMASK bit globally masks all the channel alarms when GMASK = 1, pre-
venting all the receiver and transmitter alarms from generating an interrupt.
GMASK = 1 after a device reset.
The SWRESET provides the same function as the hardware reset. It is used
for device initialization through the microprocessor interface.
The LOSSTD bit selects the conformance protocol for the DLOS receiver
alarm function.
The ICTMODE bit changes the function of the ICT pin. ICTMODE = 0 after a
device reset.
A HIGHZ bit is available for each individual channel. When HIGHZ = 1, the
TTIP and TRING transmit drivers for the specified channel are placed in a
high-impedance state. HIGHZ[4:1] = 1 after a device reset.
0
GMASK
1
SWRESET
2
LOSSTD
3
ICTMODE
7—4
HIGHZ[4:1]
相關(guān)PDF資料
PDF描述
T7705A SUPPLY-VOLTAGE SUPERVISORS
T8100A H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)間段交換機(jī))
T8100 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)隙交換機(jī))
T8102 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)隙交換機(jī))
T8105 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)隙交換機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T77 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron
T7700 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family
T77000150 制造商:Assembly Value Added 功能描述:
T7705102CA 制造商:Texas Instruments 功能描述:
T7705A 制造商:TI 制造商全稱:Texas Instruments 功能描述:SUPPLY-VOLTAGE SUPERVISORS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*