參數(shù)資料
型號(hào)： T7698
廠(chǎng)商： Lineage Power
英文描述： Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線(xiàn)接口和八T1/E1監(jiān)控器)
中文描述： 四T1/E1線(xiàn)路接口和八路的T1/E1監(jiān)視器（四個(gè)T1/E1線(xiàn)接口和八T1/E1的監(jiān)控器）
文件頁(yè)數(shù)： 41/112頁(yè)
文件大小： 1359K
代理商： T7698
Data Sheet
January 1999
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor
41
Lucent Technologies Inc.
Line Interface Units: Line Encoding/Decoding
Alternate Mark Inversion (AMI)
The default line code used for T1 is alternate mark inversion (AMI). The coding scheme represents a 1 with a pulse
or mark on the positive or negative rail and a 0 with no pulse on either rails. This scheme is shown in Table 18.
Table 18. AMI Encoding
The T1 ones density rule requires that in every 24 bits of information to be transmitted, there must be at least three
pulses, and no more than 15 zeros may be transmitted consecutively.
AT&T Technical Reference 62411 for digital transmissions requires that in every 8 bits of information, at least one
pulse must be present.
The frame monitor indicates excessive zeros upon detecting any zero string length greater than 15 contiguous
zeros (no pulses on either RPD or RND).
T1-Binary 8 Zero Code Suppression
Clear channel transmission can be accomplished using Binary 8 Zero Code Suppression (B8ZS). Eight consecu-
tive 0s are replaced with the B8ZS code. This code consists of two bipolar violations in bit positions 4 and 7 and
valid bipolar marks in bit positions 5 and 8. The receiving end recognizes this code and replaces it with the original
string of eight 0s. Table 19 shows the encoding of a string of 0s using B8ZS. B8ZS is recommended when ESF for-
mat is used.
Table 19. DS1 B8ZS Encoding
The frame monitor indicates excessive zeros upon detecting any zero string length greater than 15 contiguous
zeros (no pulses on either RPD or RND).
Input Bit Stream
AMI Data
1011
–0+–
0000
0000
0111
0+–+
1010
–0+0
Bit Positions
Before B8ZS
After B8ZS
1
0
0
2
0
0
3
0
0
4
0
V
5
0
B
6
0
0
7
0
V
8
0
B
—
1
B
—
0
0
—
1
B
1
0
0
2
0
0
3
0
0
4
0
V
5
0
B
6
0
0
7
0
V
8
0
B
相關(guān)PDF資料
PDF描述
T7705A SUPPLY-VOLTAGE SUPERVISORS
T8100A H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線(xiàn)時(shí)間段交換機(jī))
T8100 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線(xiàn)時(shí)隙交換機(jī))
T8102 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線(xiàn)時(shí)隙交換機(jī))
T8105 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線(xiàn)時(shí)隙交換機(jī))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T77 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron
T7700 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family
T77000150 制造商:Assembly Value Added 功能描述:
T7705102CA 制造商:Texas Instruments 功能描述:
T7705A 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:SUPPLY-VOLTAGE SUPERVISORS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*