參數(shù)資料
型號: OR4E02-2BM680I
英文描述: FPGA
中文描述: FPGA的
文件頁數(shù): 84/153頁
文件大?。?/td> 2737K
代理商: OR4E02-2BM680I
84
Lattice Semiconductor
Data Sheet
November, 2002
ORCA
Series 4 FPGAs
Timing
Characteristics
(continued)
Table
44.
PIO
Output
Buffer
Timing
Characteristics
OR4Exx commercial: VDD15 = 1.425 V, VDD33 = 3.0 V, VDDIO = Min, TJ = +85
C
OR4Exx industrial: VDD15 = 1.425 V, VDD33 = 3.0 V, VDDIO = Min, TJ = +100
C
* See
the
Series
4
PIO
Application
note
for
output
load
conditions
on
these
output
buffer
types.
Note: The
values
in
the
above
table
should
be
used
to
modify
the
results
all
information
in
the
following
system
timing
tables,
which
are
all
based
on
12
mA
Fast
TTL
(OLVTTL_F12)
output
timing.
Parameter
Symbol
Speed
Unit
Output
Load
(pF)
-1
-2
-3
Min
Max
Min
Max
Min
Max
Output
Delays
Output Delay Adjustments from OLVTTL_F12:
LVTTL_S6 (Slew Limited, 6 mA)
LVTTL_S12 (Slew Limited, 12 mA)
LVTTL_S24 (Slew Limited, 24 mA)
LVTTL_F6 (Fast, 6 mA)
LVTTL_F24 (Fast, 24 mA)
LVCMOS18_S6 (Slew Limited, 6 mA)
LVCMOS18_S12 (Slew Limited, 12 mA)
LVCMOS18_S24 (Slew Limited, 24 mA)
LVCMOS18_F6 (Fast, 6 mA)
LVCMOS18_F12 (Fast, 12 mA)
LVCMOS18_F24 (Fast, 24 mA)
LVCMOS2_S6 (Slew Limited, 6 mA)
LVCMOS2_S12 (Slew Limited, 12 mA)
LVCMOS2_S24(Slew Limited, 24 mA)
LVCMOS2_F6 (Fast, 6 mA)
LVCMOS2_F12 (Fast, 12 mA)
LVCMOS2_F24 (Fast, 24 mA)
LVDS
LVPECL
PCI_33 (3.3V)
PCI_66 (3.3V)
GTL
GTLP (GTL+)
HSTL_I
HSTL_II
HSTL_III
HSTL_IV
SSTL2_I
SSTL2_II
SSTL3_I
SSTL3_II
PECL
Output
Delay
Adjustments
from
Cycle
Stealing
(typically
used
to
adjust
setup
vs.
clk->out):
One
Delay
Cell
Two
Delay
Cells
Three
Delay
Cells
OUT_LVTTL_S6
OUT_LVTTL_S12
OUT_LVTTL_S24
OUT_LVTTL_F6
OUT_LVTTL_F24
OUT_CMOS18_S6
OUT_CMOS18_S12
OUT_CMOS18_S24
OUT_CMOS18_F6
OUT_CMOS18_F12
OUT_CMOS18_F24
OUT_CMOS18_S6
OUT_CMOS18_S12
OUT_CMOS18_S24
OUT_CMOS18_F6
OUT_CMOS18_F12
OUT_CMOS18_F24
OUT_LVDS
OUT_LVPECL
OUT_PCI_33
OUT_PCI_66
OUT_GTL
OUT_GTLP
OUT_HSTL_I
OUT_HSTL_II
OUT_HSTL_III
OUT_HSTL_IV
OUT_SSTL2_I
OUT_SSTL2_II
OUT_SSTL3_I
OUT_SSTL3_II
OUT_PECL
2.01
1.25
0.76
0.72
–0.35
6.91
6.23
4.50
4.75
2.38
1.23
3.26
2.09
1.58
1.80
0.61
0.03
0.07
–0.57
4.84
4.84
3.22
3.60
1.89
1.89
2.78
2.78
–0.15
–0.15
–0.50
–0.50
0.12
1.72
1.06
0.60
0.68
–0.32
5.36
3.90
3.29
3.83
1.86
0.90
2.66
1.69
1.23
1.59
0.50
–0.03
0.00
–0.55
3.42
3.42
2.45
2.76
1.30
1.30
1.78
1.78
–0.18
–0.18
–0.41
–0.41
0.16
1.56
0.97
0.55
0.61
–0.29
4.87
3.55
2.99
3.48
1.69
0.82
2.42
1.54
1.12
1.44
0.45
–0.03
0.00
–0.50
3.11
3.11
2.23
2.51
1.18
1.18
1.62
1.62
–0.16
–0.16
–0.37
–0.37
0.15
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
30 pF
*
*
10 pF
10 pF
*
*
20 pF
20 pF
20 pF
20 pF
30 pF
30 pF
30 pF
30 pF
25 pF
OCYCDEL1
OCYCDEL2
OCYCDEL3
0.89
1.64
2.43
0.70
1.29
1.98
0.64
1.18
1.80
ns
ns
ns
相關(guān)PDF資料
PDF描述
OR4E02-3BA352C FPGA
OR4E02-3BM416C FPGA
OR4E02-3BM680C FPGA
OR4E04-1BA352C FPGA
OR4E04-1BA352I FPGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR4E02-3BA352C 功能描述:FPGA - 現(xiàn)場可編程門陣列 4992 LUT 405 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR4E02-3BM416C 功能描述:FPGA - 現(xiàn)場可編程門陣列 4992 LUT 405 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR4E02-3BM680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 4992 LUT 405 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR4E04 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ORCASeries 4 FPGAs
OR4E04-1BA3521 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述: