參數(shù)資料
型號： OMAP5910(RISC)
英文描述： Dual-Core Processor
中文描述： 雙核處理器
文件頁數(shù)： 52/160頁
文件大?。?/td> 1997K
代理商： OMAP5910(RISC)
Functional Overview
40
August 2002 Revised August 2003
SPRS197B
3.3.4 DSP I/O Space Memory Map
The DSP I/O space is a separate address space from the data/program memory space. The I/O space is
accessed via the DSP’s port instructions. The Public and Shared peripheral registers are also accessible by
the MPU through the MPUI (MPU Interface) port. The DSP I/O space is accessed using 16-bit word
addresses. The following tables specify the DSP base addresses where each set of registers is accessed.
All accesses to these registers must utilize the appropriate access width as indicated in the tables. Accessing
registers with the incorrect access width may cause unexpected results including a TI Peripheral Bus (TIPB)
bus error and associated TIPB interrupt.
Refer to Sections 3.16 and 3.17 for more detail about each of these register sets including individual register
addresses, register names, descriptions, supported access types (read, write or read/write) and reset values.
Table 310. DSP Private Peripheral Registers
DSP BASE ADDRESS
REGISTER SET
ACCESS WIDTH
0x00 0C00
DSP DMA Controller Registers
16
0x00 2800
DSP Timer1 Registers
16
0x00 2C00
DSP Timer2 Registers
16
0x00 3000
DSP Timer3 Registers
16
0x00 3400
DSP Watchdog Timer Registers
16
0x00 3800
DSP Interrupt Interface Registers
16
0x00 4800
Level2 Interrupt Handler Registers
16
Table 311. DSP Public Peripheral Registers
DSP BASE ADDRESS
REGISTER SET
ACCESS WIDTH
0x00 8C00
McBSP1 Registers
16
0x00 9000
MCSI2 Registers
16
0x00 9400
MCSI1 Registers
16
0x00 B800
McBSP3 Registers
16
Table 312. DSP/MPU Shared Peripheral Registers
DSP BASE ADDRESS
REGISTER SET
ACCESS WIDTH
0x00 8000
UART1 Registers
8
0x00 8400
UART2 Registers
8
0x00 CC00
UART3 Registers
8
0x00 F000
GPIO Interface Registers
16
0x00 F800
Mailbox Registers
16
Table 313. DSP Configuration Registers
DSP BASE ADDRESS
REGISTER SET
ACCESS WIDTH
0x00 0000
DSP TIPB Bridge Config Registers
16
0x00 0800
DSP EMIF Config Registers
16
0x00 1400
DSP I-Cache Registers
16
0x00 4000
DSP Clock Mode Registers
16
0x00 E400
DSP UART TIPB Bus Switch Registers
16
相關(guān)PDF資料
PDF描述
OMC506 Closed Loop Speed Controller For 3-Phase Brushless DC Motor MP-3T Package
OMC507 5 Amp. Push-Pull 3-Phase Brushless DC Motor Controller Driver(5A,推挽三相無刷直流電機(jī)控制驅(qū)動器)
OMC510 36V Hi-Rel Three-Phase Brushless DC Motor Controller in a PCB-1 package
OMC510 DSP-Based Three-Phase Brushless DC Motor Controller(基于DSP的三相無刷直流電機(jī)控制器)
OMD100F60HL TRANSISTOR | IGBT POWER MODULE | HALF BRIDGE | 600V V(BR)CES | 150A I(C)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OMAP5912 制造商:TI 制造商全稱:Texas Instruments 功能描述:Applications Processor
OMAP5912GDYAR 制造商:Texas Instruments 功能描述:- Tape and Reel
OMAP5912ZDY 功能描述:處理器 - 專門應(yīng)用 Applications Processor RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
OMAP5912ZDYA 制造商:Texas Instruments 功能描述:APPLICATIONS PROCESSOR - Trays
OMAP5912ZZG 功能描述:處理器 - 專門應(yīng)用 Applications Processor RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*