參數(shù)資料
型號(hào): OMAP5910(RISC)
英文描述: Dual-Core Processor
中文描述: 雙核處理器
文件頁數(shù): 111/160頁
文件大?。?/td> 1997K
代理商: OMAP5910(RISC)
Functional Overview
99
August 2002 Revised August 2003
SPRS197B
3.17 Interrupts
Table 373. MPU Level 1 and Level 2 Interrupt Mappings
INTERRUPT
DEFAULT
SENSITIVITY
LEVEL 1
MAPPING
LEVEL 2
MAPPING
FUNCTION
Level 2 Interrupt handler FIQ
Level
IRQ_0
FIQ Interrupt from Level 2 Handler
CAMERA_IF_INTERRUPT
Level
IRQ_1
Camera Interface Interrupt
Reserved
IRQ_2
Reserved, keep masked
External FIQ
Edge
IRQ_3
External FIQ Interrupt
McBSP2 TX INT
Edge
IRQ_4
McBSP2 Transmit Interrupt
McBSP2 RX INT
Edge
IRQ_5
McBSP2 Receive Interrupt
IRQ_RTDX
Level
IRQ_6
Real-Time Data Exchange Interrupt
(for RTDX Emulation Tools)
IRQ_DSP_MMU_ABORT
Level
IRQ_7
DSP MMU Abort Interrupt
IRQ_HOST_INT
Level
IRQ_8
IRQ_ABORT
Level
IRQ_9
IRQ_DSP_MAILBOX1
Level
IRQ_10
DSP2ARM1 Mailbox Interrupt
IRQ_DSP_MAILBOX2
Level
IRQ_11
DSP2ARM2 Mailbox Interrupt
Reserved
IRQ_12
Reserved, keep masked
IRQ_TIPB_BRIDGE_PRIVATE
Level
IRQ_13
TIPB Private Bridge Interrupt
IRQ_GPIO
Level
IRQ_14
MPU Interrupt for MPU-owned shared GPI
IRQ_UART3
Level
IRQ_15
UART3 Interrupt
IRQ_TIMER3
Edge
IRQ_16
MPU Timer 3 Interrupt
IRQ_LB_MMU
Level
IRQ_17
Local Bus MMU Interrupt
Reserved
IRQ_18
Reserved, keep masked
IRQ_DMA_CH0_CH6
Level
IRQ_19
System DMA Channel 0 and 6 Interrupt
IRQ_DMA_CH1_CH7
Level
IRQ_20
System DMA Channel 1 and 7 Interrupt
IRQ_DMA_CH2_CH8
Level
IRQ_21
System DMA Channel 2 and 8 Interrupt
IRQ_DMA_CH3
Level
IRQ_22
System DMA Channel 3 Interrupt
IRQ_DMA_CH4
Level
IRQ_23
System DMA Channel 4 Interrupt
IRQ_DMA_CH5
Level
IRQ_24
System DMA Channel 5 Interrupt
IRQ_DMA_CH_LCD
Level
IRQ_25
System DMA LCD Channel Interrupt
IRQ_TIMER1
Edge
IRQ_26
MPU Timer 1 Interrupt
IRQ_WD_TIMER
Edge
IRQ_27
MPU Watchdog Timer Interrupt
IRQ_TIPB_BRIDGE_PUBLIC
Level
IRQ_28
TIPB Public Bridge Interrupt
IRQ_LOCAL_BUS_IF
Level
IRQ_29
Local Bus Interrupt
IRQ_TIMER2
Edge
IRQ_30
MPU Timer 2 Interrupt
IRQ_LCD_CTRL
Level
IRQ_31
LCD Controller Interrupt
FAC
Level
IRQ_0
IRQ_0
Frame Adjustment Counter Interrupt
KBD
Edge
IRQ_0
IRQ_1
Keyboard Interrupt
MICROWIRE_TX
Edge
IRQ_0
IRQ_2
Microwire Transmit Interrupt
MICROWIRE_RX
Edge
IRQ_0
IRQ_3
Microwire Receive Interrupt
I2C Interrupt
I2C
Edge
IRQ_0
IRQ_4
MPUIO
Level
IRQ_0
IRQ_5
MPUIO Interrupt
相關(guān)PDF資料
PDF描述
OMC506 Closed Loop Speed Controller For 3-Phase Brushless DC Motor MP-3T Package
OMC507 5 Amp. Push-Pull 3-Phase Brushless DC Motor Controller Driver(5A,推挽三相無刷直流電機(jī)控制驅(qū)動(dòng)器)
OMC510 36V Hi-Rel Three-Phase Brushless DC Motor Controller in a PCB-1 package
OMC510 DSP-Based Three-Phase Brushless DC Motor Controller(基于DSP的三相無刷直流電機(jī)控制器)
OMD100F60HL TRANSISTOR | IGBT POWER MODULE | HALF BRIDGE | 600V V(BR)CES | 150A I(C)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OMAP5912 制造商:TI 制造商全稱:Texas Instruments 功能描述:Applications Processor
OMAP5912GDYAR 制造商:Texas Instruments 功能描述:- Tape and Reel
OMAP5912ZDY 功能描述:處理器 - 專門應(yīng)用 Applications Processor RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
OMAP5912ZDYA 制造商:Texas Instruments 功能描述:APPLICATIONS PROCESSOR - Trays
OMAP5912ZZG 功能描述:處理器 - 專門應(yīng)用 Applications Processor RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432