參數(shù)資料
型號： OMAP5910(RISC)
英文描述： Dual-Core Processor
中文描述： 雙核處理器
文件頁數(shù)： 141/160頁
文件大小： 1997K
代理商： OMAP5910(RISC)
Electrical Specifications
129
August 2002 Revised August 2003
SPRS197B
Table 518. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)
NO.
MASTER
SLAVE
UNIT
MIN
MAX
MIN
MAX
M39
tsu(DRV-CKXH)
th(CKXH-DRV)
Setup time, MCBSPx.DR valid before MCBSPx.CLKX high
15
2 6P
ns
M40
Hold time, MCBSPx.DR valid after MCBSPx.CLKX high
2
6 +6P
ns
Setup time, MCBSPx.FSX low before
MCBSPx.CLKX high
McBSP1
21
M41
tsu(FXL-CKXH)
McBSP2
5
ns
McBSP3
10
M42
tc(CKX)
Cycle time, MCBSPx.CLKX
2P
16P
ns
For all SPI slave modes, CLKG is programmed as 1/2 of the internal reference clock by setting CLKSM = CLKGDV = 1.
P = 1/(Base frequency) for McBSP 1 and 3, or 1/(ARMPER_CK clock frequency) in ns for McBSP 2. Base frequency is 12 or 13 MHz.
Table 519. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)
NO.
PARAMETER
MASTER§
SLAVE
UNIT
MIN
MAX
MIN
MAX
M34
th(CKXL-FXL)
td(FXL-CKXH)
td(CKXL-DXV)
td(FXL-DXV)
Hold time, MCBSPx.FSX low after MCBSPx.CLKX low
Delay time, MCBSPx.FSX low to MCBSPx.CLKX high#
0.45C
0.55C
ns
M35
0.45T
0.55T
ns
M36
Delay time, MCBSPx.CLKX low to MCBSPx.DX valid
1
7
3P + 2
5P + 18
ns
M38
Delay time, MCBSPx.FSX low to MCBSPx.DX valid
D +20
4P + 18
ns
For all SPI slave modes, CLKG is programmed as 1/2 of the internal reference clock by setting CLKSM = CLKGDV = 1.
P = 1/(Base frequency) for McBSP 1 and 3, or 1/(ARMPER_CK clock frequency) in ns for McBSP 2. Base frequency is 12 or 13 MHz.
§T =
CLKX period = (1 + CLKGDV) * P
C =
CLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * P when CLKGDV is even
D =
CLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * P when CLKGDV is even
FSRP = FSXP = 1. As a SPI master, MCBSPx.FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input
on MCBSPx.FSX and MCBSPx.FSR is inverted before being used internally.
CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP
CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP
#MCBSPx.FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master
clock (MCBSPx.CLKX).
Bit 0
Bit(n-1)
(n-2)
(n-3)
(n-4)
Bit 0
Bit(n-1)
(n-2)
(n-3)
(n-4)
MCBSPx.CLKX
MCBSPx.FSX
MCBSPx.DX
MCBSPx.DR
M35
M36
M40
M39
M38
M34
LSB
MSB
M41
M42
Figure 521. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0
相關(guān)PDF資料
PDF描述
OMC506 Closed Loop Speed Controller For 3-Phase Brushless DC Motor MP-3T Package
OMC507 5 Amp. Push-Pull 3-Phase Brushless DC Motor Controller Driver(5A,推挽三相無刷直流電機(jī)控制驅(qū)動器)
OMC510 36V Hi-Rel Three-Phase Brushless DC Motor Controller in a PCB-1 package
OMC510 DSP-Based Three-Phase Brushless DC Motor Controller(基于DSP的三相無刷直流電機(jī)控制器)
OMD100F60HL TRANSISTOR | IGBT POWER MODULE | HALF BRIDGE | 600V V(BR)CES | 150A I(C)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OMAP5912 制造商:TI 制造商全稱:Texas Instruments 功能描述:Applications Processor
OMAP5912GDYAR 制造商:Texas Instruments 功能描述:- Tape and Reel
OMAP5912ZDY 功能描述:處理器 - 專門應(yīng)用 Applications Processor RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
OMAP5912ZDYA 制造商:Texas Instruments 功能描述:APPLICATIONS PROCESSOR - Trays
OMAP5912ZZG 功能描述:處理器 - 專門應(yīng)用 Applications Processor RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*