參數(shù)資料
型號: MC145574
廠商: Motorola, Inc.
英文描述: ISDN S/T-Interface Transceiver
中文描述: 綜合業(yè)務(wù)數(shù)字網(wǎng)S / T的接口收發(fā)器
文件頁數(shù): 97/164頁
文件大?。?/td> 1072K
代理商: MC145574
MC145574
10–7
MOTOROLA
(7)
(6)
(5)
(4)
(3)
(2)
(1)
(0)
OR9
Force
INFO2
Trans–
mission
T3F8
Enable
T3F6
Disable
OR9(2) — Control Register, Force INFO 2 Transmission
When the device is initialized, this bit is logic 0. When set to a logic 0, the device operates as normal
in all modes. This register bit is only operational in NT modes. In NT modes, the FI2 (force
INFO 2 transmission) allows the software to force an activated NT (state G3) to transmit INFO 2 and
reconfirm synchronization with the received INFO 3; i.e., the NT makes a G3 to G2 state jump, and
on attaining G2 the FI2 bit is automatically reset. The NT then reconfirms INFO 3 and returns to the
G3 state.
OR9(1) — Control Register, T3F8 Enable
When the device is initialized, this bit is a logic 0. When set to a logic 0, the device operates as normal
in all modes. This bit only operates in the TE mode. By setting this bit to 1, the T3EXP control bit
in NR2(1) is allowed to operate in F8. Hence, when in F8 and T3 expires, the device can be forced
to go to the F3 state. This is in accordance with the ETSI ETS 300012 S/T–interface specification.
OR9(0) — Control Register, T3F6 Disable
When the device is initialized, this bit is logic 0. When set to a logic 0, the device operates as normal
in all modes. This bit only operates in the TE mode. By setting this bit to a 1, the T3EXP control bit
in NR2(1) is disabled from operating in F6. Hence, when in F6 and T3 expires, the device will not
be forced to go to the F3 state, but will stay in F6 and transition to F7 when INFO 4 is confirmed.
This is in accordance with the ETSI ETS 300012 S/T–interface specification.
(7)
(6)
(5)
(4)
(3)
(2)
(1)
(0)
OR15
Overlay
Register
Enable
Rev 5
Rev 4
Rev 3
Rev 2
Rev 1
Rev 0
OR15(7) — Overlay Register Enable
When set to a logic 1, the second set of overlay registers is enabled. The overlay register map allows
access to the TSA registers required by the IDL2 and also to a GCI control register.
OR15(5:0) — Device Revision Identification, Rev (5:0)
The Rev (5:0) bits indicate the revision status of the device. These bits are read only and can only
be modified by altering the device masks. Rev (5:0) is set to 11H for G20R1 mask set, and 03H for
F57J4 mask set.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
MC14559BDWR2 Successive Approximation Registers
MC14559B Successive Approximation Registers
MC14559BCP Successive Approximation Registers
MC1455 Timing Circuit
MC1455BD Timing Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC145574AAC 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145574AACR2 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145574ADW 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145574ADWR2 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145574AEG 制造商:Freescale Semiconductor 功能描述: