- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382298 > MC145574 (Motorola, Inc.) ISDN S/T-Interface Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MC145574 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN S/T-Interface Transceiver |
| 中文描述： | 綜合業(yè)務(wù)數(shù)字網(wǎng)S / T的接口收發(fā)器 |
| 文件頁數(shù)： | 110/164頁 |
| 文件大?。?/td> | 1072K |
| 代理商： | MC145574 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁當(dāng)前第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁
MC145574
13–4
MOTOROLA
In NT Terminal mode, another IDL2 channel data port is opened on the device. This port has four
pins associated with it. They are DREQUEST, DGRANT, CLASS, and T_IN.
This port has the capability of competing for access to the D channel with the TEs connected to the
passive bus. To do this, the DREQUEST, DGRANT, and CLASS functions normally associated with
the TE are enabled. This allows an external controlling device to request access to the D channel,
and if the D channel is idle, be given access. The NT device monitors the received S/T loop D bits
to determine whether the channel is busy or not (a TE device would monitor the E bits).
Once the controlling device has been given access to the D channel, the MC145574 indicates this
by setting DGRANT high and enabling the D slot on the T_IN pin.
The NT device ANDs the received D bits from the S/T loop with D channel data received from the
T_IN pin, and transmits this as the E bit on the S/T loop. The AND’d data is then passed to the Dout
for output.
DGRANT is high when the S/T is not activated.
Contention is monitored by comparing the transmitted E bit to the D channel data from the T_IN pin.
If they are not equal then contention from a device on the S/T loop is assumed, and the D channel
access halted. An interrupt IRQ7, NR3(0), is generated to indicate contention has occurred.
The T_IN pin also accepts data on the B1 and B2 slots. This data is AND’d with the received B1 and
B2 data from the S/T–interface and then output on the Dout pin. There is no provision on the device
to detect data collision on the B channels. (The B channels are enabled by default.)
The T_IN IDL2 port is synchronized to the normal IDL2 port by FSC, and the DCL clock is used to
sample the T_IN pin. NT Terminal mode operates in all the IDL2 modes, including TSA and dual frame
sync modes.
When the Dout pin is configured as an open drain output, a pullup resistor (between 1 k and 10 k)
is needed.
The T_IN port has the same format as the IDL2 or GCI that is being used.
Data can be input to the T_IN pin when the MC145574 is either activated or deactivated. NT Terminal
mode operates when the MC145574 is either activated or deactivated.
To select TE mode, Pin 4 (TE/NT) must be held high, or alternatively, by writing to the SCP control
bit OR8(4). This bit is internally OR’d with the TE/NT pin. In TE mode, the device operates in two
different configurations, these configurations being TE slave (TES) and TE master (TEM).
The selection of slave or master is accomplished via Pin 5. When held low, slave mode is selected;
and when held high, master mode is selected.
Each mode is discussed separately in the following sections; however, certain shared pins have differ-
ent functions in TES and TEM mode. (See Table 13–2.)
Table 13–2. Pin Operations for Master and Slave
Modes
Pin
TEM
TES
TQFP Pin 3
SOIC Pin 6
High–Z
TFSC/TCLK
TQFP Pin 5
SOIC Pin 8
DGRANT
High–Z
TQFP Pin 6
SOIC Pin 9
DREQUEST
Tie VSS
Tie VSS
TQFP Pin 7
SOIC Pin 10
CLASS
There is no fixed/adaptive timing selection to be made in TE mode. In TE mode, the MC145574 always
uses adaptive timing.
For More Information On This Product,
Go to: www.freescale.com
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14559BDWR2 | Successive Approximation Registers |
| MC14559B | Successive Approximation Registers |
| MC14559BCP | Successive Approximation Registers |
| MC1455 | Timing Circuit |
| MC1455BD | Timing Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145574AAC | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AACR2 | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADW | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADWR2 | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AEG | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。