- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382298 > MC145574 (Motorola, Inc.) ISDN S/T-Interface Transceiver PDF資料下載
參數(shù)資料
| 型號： | MC145574 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN S/T-Interface Transceiver |
| 中文描述： | 綜合業(yè)務(wù)數(shù)字網(wǎng)S / T的接口收發(fā)器 |
| 文件頁數(shù)： | 44/164頁 |
| 文件大?。?/td> | 1072K |
| 代理商： | MC145574 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁
MC145574
5–6
MOTOROLA
There are five signals which constitute the SCP bus.
1.
SCP Tx
2.
SCP Rx
3.
SCPCLK
4.
SCPEN
5.
IRQ
A description of each signal follows.
SCP Tx is used to output control, status, and data information from the MC145574 S/T transceiver.
The data is output in either 4–bit nibble or 8–bit byte groupings. The data is output in 4–bit nibble
groupings during a nibble register read and in 8–bit byte groupings during a byte register read. Data
is shifted out on SCP Tx on the falling edges of SCPCLK, MSB first.
In a nibble register read transaction, the fourth rising edge of SCPCLK after SCPEN goes low shifts
the LSB of the 3–bit nibble address into the MC145574. The following falling edge of SCPCLK shifts
out the first bit of the selected nibble register (MSB) and takes SCP Tx out of the high–impedance
state. The next three falling edges of SCPCLK shift out the other three bits of the selected nibble
register. When the last bit (LSB) has been shifted out, SCPEN should be returned high. This action
returns SCP Tx to a high–impedance state.
In a byte register read transaction, the eighth rising edge of SCPCLK after SCPEN goes low shifts
in the LSB of the 4–bit byte address. The following falling edge of SCPCLK (provided SCPEN is still
low) shifts out the first bit (MSB) of the selected byte register and takes SCP Tx out of high impedance.
The next seven falling edges of SCPCLK shift out the remaining seven bits of the selected byte register.
When the last bit (LSB) has been shifted out, SCPEN should be returned high. This action returns
SCP Tx to a high–impedance state.
SCP Rx is used to input control, status, and data information to the S/T transceiver. Data is shifted
into the device on rising edges of SCPCLK. The format for the input of data is as follows: the first
bit is the R/W bit (1 = read, 0 = write). This bit selects the operation to be performed on the selected
registers within the MC145574 S/T transceiver. The next three bits address one of eight specific nibble
registers within the MC145574 S/T transceiver on which the read or write operation is to be performed.
The address bits are shifted in MSB first. The last four bits are either the data bits (MSB first) that
are to be written to the S/T transceiver nibble register (NR0 through NR6), or are four additional address
bits (if NR7 had been addressed). These address bits select one of the 16–byte–wide registers (which
are accessed during the next eight cycles of the SCPCLK or a second 8–bit access). SCP Rx is ignored
when data is being shifted out on SCP Tx, or when SCPEN is high.
This is an input to the device used for controlling the rate of transfer of data into and out of the SCP.
Data is shifted into the part from SCP Rx on rising edges of SCPCLK. Data is shifted out of the part
on SCP Tx on falling edges of SCPCLK. SCPCLK can be any frequency up to 4.096 MHz.
An SCP transaction takes place when SCPEN is brought low. Note that SCPCLK is ignored when
SCPEN is high; i.e., it may be continuous or it can operate in the burst mode.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14559BDWR2 | Successive Approximation Registers |
| MC14559B | Successive Approximation Registers |
| MC14559BCP | Successive Approximation Registers |
| MC1455 | Timing Circuit |
| MC1455BD | Timing Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145574AAC | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AACR2 | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADW | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADWR2 | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AEG | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。