- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382298 > MC145574 (Motorola, Inc.) ISDN S/T-Interface Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MC145574 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN S/T-Interface Transceiver |
| 中文描述： | 綜合業(yè)務(wù)數(shù)字網(wǎng)S / T的接口收發(fā)器 |
| 文件頁數(shù)： | 115/164頁 |
| 文件大小： | 1072K |
| 代理商： | MC145574 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁當(dāng)前第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁
MC145574
15–1
MOTOROLA
When the MC145574 in SCP is configured as a TE, it has three interrupt modes. When the MC145574
is configured as an NT, it has four interrupt modes. Each of these interrupts is maskable. When an
interrupt occurs (and if the interrupt condition is enabled), the MC145574 asserts the IRQ pin. A detailed
description of these interrupts, and how they are cleared, follows.
IRQ7 is used in the NT Terminal mode of the MC145574 to indicate that a collision has occurred on
the D channel. This bit operates in the same manner as the IRQ1 interrupt in TE mode, and likewise
is cleared by writing a 0 to the NR3(0) bit. This action also releases the IRQ pin.
Note that this bit is maskable by means of NR4(0). This interrupt is only applicable in the NT mode
and is therefore not available in the TE mode.
IRQ1 is used in the TE mode of operation of the MC145574 to indicate to external devices that a
collision has occurred on the D channel. A D channel collision is considered to have occurred when
the TE is transmitting on the D channel (both DREQUEST and DGRANT being high) and the received
E echo bit from the NT does not match the previously modulated D bit. When IRQ1 occurs, the
MC145574 internally sets NR3(1) to a 1. If the IRQ1 ENABLE is set to 1, an interrupt to an external
device is generated. The interrupt condition is cleared by writing a 0 to NR3(1). Note that this bit is
maskable by means of NR4(1). This interrupt is only applicable in the TE mode and is therefore not
available in the NT mode.
IRQ2 is provided for multiframing reception indication. This interrupt is applicable and available in
both NT and TE modes of operation of the MC145574. Note that this interrupt is maskable by means
of NR4(2). Multiframing is initiated by the NT by setting BR7(5). A multiframe is 20 basic frames, or
5 ms in duration. If this interrupt is enabled (it is enabled by setting NR4(2)) and if multiframing is
in progress, then an interrupt is generated on multiframe boundaries; i.e., every 5 ms. Alternatively,
an NT–configured MC145574 can be programmed to generate an interrupt only in the event of a new
Q channel nibble having been received. Similarly, a TE–configured MC145574 can be programmed
to generate an interrupt only in the event of a new SC1 subchannel having been received. Refer to
Section 12 for a detailed description of these features.
If an interrupt is to occur, it will do so in the 47th baud of the transmitted frame of the 20th frame
in a multiframe. Data to be transmitted in the SC1 through SC5 subchannels in the NT is internally
latched from BR2(7:4), BR9(7:0), and BR10(7:0) during the 47th baud of the transmitted frame of
the 20th frame in a multiframe. At this time, the received Q channel nibble is made available by internally
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14559BDWR2 | Successive Approximation Registers |
| MC14559B | Successive Approximation Registers |
| MC14559BCP | Successive Approximation Registers |
| MC1455 | Timing Circuit |
| MC1455BD | Timing Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145574AAC | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AACR2 | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADW | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADWR2 | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AEG | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。