- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382298 > MC145574 (Motorola, Inc.) ISDN S/T-Interface Transceiver PDF資料下載
參數(shù)資料
| 型號： | MC145574 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN S/T-Interface Transceiver |
| 中文描述： | 綜合業(yè)務(wù)數(shù)字網(wǎng)S / T的接口收發(fā)器 |
| 文件頁數(shù)： | 103/164頁 |
| 文件大?。?/td> | 1072K |
| 代理商： | MC145574 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁當(dāng)前第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁
MC145574
12–1
MOTOROLA
A layer 1 signalling channel between the NT and TE is provided in the MC145574 in accordance with
CCITT I.430, ETSI ETS 300012, and ANSI T1.605. In the NT and TE direction, this layer 1 channel
is the S channel. In the TE to NT direction, it is the Q channel. The S channel is subdivided into five
subchannels: SC1, SC2, SC3, SC4, and SC5. In normal operation, the NT sets its Fa bit (Bit 14) to
a binary 0 every frame. The “wrapping” action of the TE(s), as outlined in CCITT I.430, ETSI ETS
300012, and ANSI T1.605, causes the Fa bit of the TE(s) to be a 0 also. This is to ensure the existence
of two line code violations per frame, enabling fast synchronization.
Multiframing is activated by the NT by setting the M bit (Bit 26) in the NT and TE frame to a binary
1, once every 20 frames. In addition to this, the Fa bit (Bit 14) in the NT to TE direction is set to a
binary 1, once every five frames. When multiframing is enabled, the NT sends its S channel data
(SC1 through SC5) in the S timeslot (Bit 37) every frame. Table 10–1 shows the order in which the
S channel data is transmitted. Note that the M bit = 1 sets the multiframe boundary. Once every five
frames, the Fa bit is set to 1 in the NT to TE direction. This serves as a Q bit identifier for the TE(s),
who send their Q data in their Fa bit position in the corresponding frames. In order to avoid Q data
collision, those TEs who have not been addressed for multiframing must send 1s in the Q bit timeslots.
Multiframing is initiated by the NT. Detection and compliance with the multiframe structure is mandatory
in the TE(s), and is automatic in the MC145574. BR7(5) is set to 1 to initiate multiframing in an NT–con-
figured MC145574. This causes the M bit to be set to 1 in the next frame. Henceforth, the M, S, and
Fa bits will automatically comply with the structure as outlined in CCITT I.430, ETSI ETS 300012,
and ANSI T1.605. This format is as shown in Table 12–1. When the TE–configured MC145574 has
detected multiframing, it sets NR1(1) (multiframing detect). Henceforth, it automatically complies with
the multiframe format.
Data written to BR2(7:4), BR9(7:4), BR9(3:0), BR10(7:4), and BR10(3:0) is transmitted in subchannels
SC1, SC2, SC3, SC4, and SC5, respectively. The NT–configured MC145574 polls these internal regis-
ters once every 5 ms (a multiframe is 5 ms in duration). If no new data has been written to these
registers, the old data is re–transmitted. When multiframing is disabled, the data in these registers
is ignored and the Fa bit is 0. Note that in the NT mode, these registers come out of reset in the all–0s
state.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14559BDWR2 | Successive Approximation Registers |
| MC14559B | Successive Approximation Registers |
| MC14559BCP | Successive Approximation Registers |
| MC1455 | Timing Circuit |
| MC1455BD | Timing Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145574AAC | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AACR2 | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADW | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADWR2 | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AEG | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。