- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382298 > MC145574 (Motorola, Inc.) ISDN S/T-Interface Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MC145574 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN S/T-Interface Transceiver |
| 中文描述： | 綜合業(yè)務(wù)數(shù)字網(wǎng)S / T的接口收發(fā)器 |
| 文件頁(yè)數(shù)： | 85/164頁(yè) |
| 文件大?。?/td> | 1072K |
| 代理商： | MC145574 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)當(dāng)前第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)
MC145574
9–9
MOTOROLA
BR9(7:4)
NT: SC2 to Loop
— BR9(7:4) is used for multiframing. In the NT mode of operation, these four bits
correspond to subchannel 2 for transmission to the TE(s). Multiframing is initiated by the NT by setting
BR7(5). When multiframing is enabled, the NT will transmit the bits in BR9(7:4) as subchannel 2, in
accordance with CCITT I.430, ETSI ETS 300012, and ANSI T1.605. BR9(7:4), are internally polled
at the start of every multiframe (this occurs every 5 ms and the device can be programmed to give
an interrupt at the start of every multiframe), and the contents are interpreted as subchannel 2. If
multiframing is enabled and the contents of BR9(7:4) have not been updated, the subchannel is re–
transmitted as is. BR9(7:4) can be updated any time between the 5 ms interrupts. In the NT mode
of operation, BR9(7:4) are write only bits. These bits are reset to 0 by application of either a software
or hardware reset. Note that BR9(7) is the MSB of SC2 and BR9(4) is the LSB. Refer to Section 10
for a detailed description of the multiframe procedure.
TE: SC2 from Loop
— BR9(7:4) are used in the multiframing mode of operation. When the device
is configured as a TE and multiframing has been enabled, these bits correspond to the received sub-
channel 2 nibble from the NT. These bits are updated once every multiframe. BR9(7:4) are read only
bits and are reset to 0 by application of either a software or hardware reset. Note that BR9(7) is the
MSB of SC2 and BR9(4) is the LSB. Refer to Section 10 for a detailed description of the multiframe
procedure.
BR9(3:0)
NT: SC3 to Loop
— BR9(3:0) is used for multiframing. In the NT mode of operation, these four bits
correspond to subchannel 3 for transmission to the TE(s). When multiframing is enabled, the NT will
transmit the bits in BR9(3:0) as subchannel 3, in accordance with CCITT I.430, ETSI ETS 300012,
and ANSI T1.605. BR9(3:0) are internally polled at the start of every multiframe (this occurs every
5 ms and the device can be programmed to give an interrupt at the start of every multiframe), and
the contents are interpreted as subchannel 3. If multiframing is enabled and the contents of BR9(3:0)
have not been updated, the subchannel is re–transmitted as is. BR9(3:0) can be updated any time
between the 5 ms interrupts. In the NT mode of operation, BR9(3:0) are write only bits. These bits
are reset to 0 by application of either a software or hardware reset. Note that BR9(3) is the MSB of
SC3 and BR9(0) is the LSB. Refer to Section 12 for a detailed description of the multiframe procedure.
TE : SC3 from Loop
— BR9(3:0) are used in the multiframing mode of operation. When the device
is configured as a TE and multiframing has been enabled, these bits correspond to the received sub-
channel 3 nibble from the NT. These bits are updated once every multiframe. BR9(3:0) are read only
bits and are reset to 0 by application of either a software or hardware reset. Note that BR9(3) is the
MSB of SC2 and BR9(0) is the LSB. Refer to Section 10 for a detailed description of the multiframe
procedure.
(7)
(6)
(5)
(4)
(3)
(2)
(1)
(0)
BR10
NT:
TXSC4.1
TE:
RXSC4.1
NT:
TXSC4.2
TE:
RXSC4.2
NT:
TXSC4.3
TE:
RXSC4.3
NT:
TXSC4.4
TE:
RXSC4.4
NT:
TXSC5.1
TE:
RXSC5.1
NT:
TXSC5.2
TE:
RXSC5.2
NT:
TXSC5.3
TE:
RXSC5.3
NT:
TXSC5.4
TE:
RXSC5.4
BR10(7:4)
NT: SC4 to Loop
— BR10(7:4) are used for multiframing. In the NT mode of operation, these four
bits correspond to subchannel 4 for transmission to the TE(s). When multiframing is enabled, the NT
will transmit the bits in BR10(7:4) as subchannel 4, in accordance with CCITT I.430, ETSI ETS 300012,
and ANSI T1.605. BR10(7:4) are internally polled at the start of every multiframe (this occurs every
5 ms and the device can be programmed to give an interrupt at the start of every multiframe), and
the contents are interpreted as subchannel 4. If multiframing is enabled and the contents of BR10(7:4)
have not been updated, the subchannel is re–transmitted as is. BR10(7:4) can be updated any time
between the 5 ms interrupts. In the NT mode of operation, BR10(7:4) are write only bits. These bits
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14559BDWR2 | Successive Approximation Registers |
| MC14559B | Successive Approximation Registers |
| MC14559BCP | Successive Approximation Registers |
| MC1455 | Timing Circuit |
| MC1455BD | Timing Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145574AAC | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AACR2 | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADW | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADWR2 | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AEG | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。