
7600 Series
Mitsubishi Microcomputer
M37640E8-XXXF Preliminary Specification
Universal Serial Bus
7/9/98
2-57
INTST3, INTST5
,
INTST7
or
INTST9
is set to a “1” by the USB FCU if (in Endpoint xOUT CSR):
Successfully receives a packet of data
OUTXCSR1 (OVER_RUN) bit is set
OUTXCSR4 (FORCE_STALL) bit is set
Figure 2-68. USB Interrupt Status Register 2
INTST12
is set to a “1” by the USB FCU if an overrun or underrun condition occurs in any of the
endpoints.
INTST13
is set to a “1” by the USB FCU if a USB reset signaling from the host is received. All
USB internal registers will be reset to their default values except this bit.
INTST14
is set to a “1” by the USB FCU if a USB resume signaling is received from the host.
INTST15
is set to a “1” by the USB FCU if a USB suspend signaling is received from the host.
Figure 2-69. USB Interrupt Enable Register 1
Figure 2-70. USB Interrupt Enable Register 2
INTST8
INTST9
USB Endpoint 4 In Interrupt Status Flag (bit 0)
USB Endpoint 4 Out Interrupt Status Flag (bit 1)
Bit 3:2
Reserved (Read/Write “0”)
INTST12
INTST13
INTST14
INTST15
USB Overrun/Underrun Interrupt Status Flag (bit 4)
USB Reset Interrupt Status Flag (bit 5)
USB Resume Signaling Interrupt Status Flag (bit 6)
USB Suspend Signaling Interrupt Status Flag (bit 7)
0: No interrupt request issued
1: Interrupt request issued
MSB
7
LSB
0
INTST15
INTST14
INTST13
INTST12
Reserved
INTST9
INTST8
Access: R/W
Reset: 00
16
Address: 0053
16
Reserved
INTEN0
USB Endpoint 0 In Interrupt Enable Bit (bit 0)
Bit 1
Reserved (Read/Write “0”)
INTEN2
INTEN3
INTEN4
INTEN5
INTEN6
INTEN7
USB Endpoint 1 IN Interrupt Enable Bit (bit 2)
USB Endpoint 1 OUT Interrupt Enable Bit (bit 3)
USB Endpoint 2 IN Interrupt Enable Bit (bit 4)
USB Endpoint 2 OUT Interrupt Enable Bit (bit 5)
USB Endpoint 3 IN Interrupt Enable Bit (bit 6)
USB Endpoint 3 OUT Interrupt Enable Bit (bit 7)
0: Interrupt disabled
1: Interrupt enabled
MSB
7
LSB
0
INTEN7
INTEN6
INTEN5
INTEN4
INTEN3
Reserved
INTEN0
Access: R/W
Reset: FF
16
INTEN2
Address: 0054
16
INTEN8
INTEN9
USB Endpoint 4 IN Interrupt Enable Bit (bit 0)
USB Endpoint 4 OUT Interrupt Enable Bit (bit 1)
Bit 3:2
Reserved (Read/Write “0”)
INTEN12
INTEN13
USB Overrun/Underrun Interrupt Enable Bit (bit 4)
USB Reset Interrupt Enable Bit (bit 5)
Bit 6
Reserved (Read/Write “0”)
INTEN15
USB Suspend/Resume Signaling Interrupt Enable Bit (bit 7)
0: Interrupt disabled
1: Interrupt enabled
MSB
7
LSB
0
INTEN15
Reserved
INTEN13
INTEN12
Reserved
INTEN9
INTEN8
Access: R/W
Reset: 33
16
Address: 0055
16
Reserved