參數(shù)資料
型號(hào): L84302
元件分類(lèi): 通用總線功能
英文描述: L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02
中文描述: L84302四100/10 Mbps的4端口以太網(wǎng)的遠(yuǎn)程監(jiān)控控制器/ SNMP管理處的技術(shù)手冊(cè),4月2日
文件頁(yè)數(shù): 48/128頁(yè)
文件大小: 997K
代理商: L84302
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
48 of 128
April, 2002
L84302 Quad 4-Port Ethernet Controller - Technical Manual
Copyright 1997-2002 by LSI Logic Corporation. All rights reserved.
3.12.2 Data Format and Bit Order
Figure 6
shows the format of an MI data transfer cycle (defined in IEEE
802.3 Clause 22).
Table 9
defines each bit transmitted over the MI.
Figure 6
MI Frame Format and Bit Order
IDLE31 is shifted out first on MDIO
Table 9
MI Bit Definitions
Symbol
Name
I/O
Definition
Source of Bits
IDLE[31:0]
Idle Pattern
O
These 32 bits are always 1’s, and they pro-
vide the necessary spacing between MI
data transfer cycles.
Internally generated
ST1
ST0
Start Bits
O
These two bits contain the 01 pattern. This
pattern (following an Idle Pattern) signals
the start of an MI data transfer cycle.
Internally generated
OP1
OP0
Opcode
Select
O
10 = Read cycle
01 = Write cycle
MI Command/Status
1 Register
PHYAD[4:0]
Physical
Device
Address
O
These bits contain the address of the exter-
nal PHY that is selected for the MI data
transfer.
MI Command/Status
1 Register
REGAD4
[4:0]
Register
Address
O
These bits contain the address of the regis-
ter in the external PHY that is selected for
the MI data transfer.
MI Command/Status
0 Register
TA1
TA0
Turn-
around
Time
I/O
These bits provide turnaround time for
MDIO between write and read operations.
For Write Cycle Output TA[1:0] = 10
For Read Cycle, Input TA[1:0] = Z0
Internally generated
D[15:0]
Data
I/O
These bits contain data to/from the selected
register in the selected external PHY.
MI Data 0-1 Registers
MDC
MDIO
(Write)
MDIO
(Read)
1
0
31
.....
0
1
2
3
4
9
14
15
16
31
5
8
.....
10
13
....
17
30
....
1
1
1
0
1
0
1
P4
P3
P0
R4
R3
R0
1
0
D15 D14
D1
D0
1
1
1
0
1
1
0
P4
P3
P0
R4
R3
R0
0
D15
D14
D1
D1
D0
D[15:0]
TA[1:0]
REGAD[4:0]
PHYAD[4:0]
OP[1:0]
ST[1:0]
IDLE[31:0]
相關(guān)PDF資料
PDF描述
L8560 Low-Power SLIC with Ringing
L8567 SLIC for Peoples Republic of China Applications
L8567-32PLCC Telecommunication IC
L8567-44PLCC Telecommunication IC
L8574D CAP 15PF 50V 5% C0G SMD-0402 TR-7-PA SN100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
L8446-04 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-06 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-07 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-41 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-42 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:CW LASER DIODES