- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367493 > L84302 L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02 PDF資料下載
參數(shù)資料
| 型號(hào)： | L84302 |
| 元件分類： | 通用總線功能 |
| 英文描述： | L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02 |
| 中文描述： | L84302四100/10 Mbps的4端口以太網(wǎng)的遠(yuǎn)程監(jiān)控控制器/ SNMP管理處的技術(shù)手冊(cè)，4月2日 |
| 文件頁數(shù)： | 23/128頁 |
| 文件大?。?/td> | 997K |
| 代理商： | L84302 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Functional Description
Copyright 1997-2002 by LSI Logic Corporation. All rights reserved.
23 of 128
April, 2002
or after TXINTEN is asserted, TXWREN has to be asserted to actually
start the write operation. If TXWREN is then asserted while TXINTEN is
asserted, the data word on the RXTXDATA[31:0] I/O pins is clocked into
the transmit FIFO on each rising edge of the SCLK clock for the port
selected by the RXTXPS[1:0] inputs. TXINTEN and TXWREN can be
continuously asserted and deasserted as many times as desired while a
packet is being written into the device. The last word of the packet must
be indicated to the device by asserting RXTXEOF on the same SCLK
rising edge that clocks in the last word of the packet. TXWREN does not
need to be deasserted between the end of one packet and the start of
the next. RXTXDATA[31:0] input data is 32-bit wide packet data whose
format and relationship to the MAC packet and PHY Interface is
described in
Figure 4
.
The byte enable pins, RXTXBE[3:0], are used for both transmit and
receive operation, and they determine which bytes of the 32-bit
RXTXDATA[31:0] data word contain valid data. RXTXBE[3:0] are inputs
during a transmit write operation, and are clocked in on rising edges of
SCLK along with each RXTXDATA[31:0] data word. The correspondence
between the byte enable inputs and the valid bytes of each data word on
RXTXDATA[31:0] is defined in
Table 2
. Any logic combination of
RXTXBE[3:0] inputs is allowed, with the one exception that RXTXBE[3:0]
must not be 1111.
The end of frame I/O pin, RXTXEOF, indicates which data word is the
last word of the Ethernet data packet. RXTXEOF is configured to be an
input during a write operation. RXTXEOF is input on the same SCLK
rising edge as the first and last word of the data packet.
There are four transmit FIFO ready outputs, one per port, on the
TXRDY_[1:4] pins. The transmit FIFO ready output is a transmit FIFO
Table 2
Byte Enable Pin vs. Valid Byte Position
RXTXBE[3:0] Pins
Valid Byte Position on RXTXDATA[31:0]
RXTXBE3
RXTXDATA[31:24]
RXTXBE2
RXTXDATA[23:16]
RXTXBE1
RXTXDATA[15:8]
RXTXBE0
RXTXDATA[7:0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L8560 | Low-Power SLIC with Ringing |
| L8567 | SLIC for Peoples Republic of China Applications |
| L8567-32PLCC | Telecommunication IC |
| L8567-44PLCC | Telecommunication IC |
| L8574D | CAP 15PF 50V 5% C0G SMD-0402 TR-7-PA SN100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L8446-04 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-06 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-07 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-41 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-42 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。