- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367493 > L84302 L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02 PDF資料下載
參數(shù)資料
| 型號： | L84302 |
| 元件分類： | 通用總線功能 |
| 英文描述： | L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02 |
| 中文描述： | L84302四100/10 Mbps的4端口以太網(wǎng)的遠(yuǎn)程監(jiān)控控制器/ SNMP管理處的技術(shù)手冊，4月2日 |
| 文件頁數(shù)： | 30/128頁 |
| 文件大小： | 997K |
| 代理商： | L84302 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
30 of 128
April, 2002
L84302 Quad 4-Port Ethernet Controller - Technical Manual
Copyright 1997-2002 by LSI Logic Corporation. All rights reserved.
packet has been loaded in the transmit FIFO. This function is described
in more detail in
Section 3.6, “Transmit FIFO,” page 37
.
3.4.7 AutoRetransmission Upon Collision
In Half Duplex mode, the device will automatically retransmit a packet
that has been interrupted due to a collision. This is described in more
detail in
Section 3.8, “Collision,” page 40
.
3.4.8 TX Status
Each port contains two TX Status registers that store the status of the
last two packets transmitted. With each transmission attempt, successful
or not, one of the status registers is written with the status for that packet.
When a TX Status register is written, the transmit status update bit is set
in that register to indicate that the register contains new information. The
data remains latched in the TX Status registers until it is read out via the
Register Interface. When a TX Status register is read, the transmit status
update bit is cleared low to indicate that it does not contain new data
since the last read. After a TX Status Resister has been read, that
register is available to be written with new status information for another
packet.
These two TX Status registers share the same register address. If both
registers contain new status information, the first read to that register
address will give the status of the second to last packet transmitted, and
the second read will give the status of the last packet transmitted.
There are three register bits that can modify the operation of the TX
Transmit Status registers:
1.
The TX Status registers can be disabled, i.e. status is never loaded
into them, by setting the transmit status disable bit in the
Configuration 2 register.
2.
The TX Status registers can be configured to update continuously
and not stay latched until read by setting the transmit status register
update select bit in the Configuration 2 register.
3.
The TX Status registers can be configured to not store status for
packets affected by a collision by setting the transmit status disable
bit in the Configuration 3 register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L8560 | Low-Power SLIC with Ringing |
| L8567 | SLIC for Peoples Republic of China Applications |
| L8567-32PLCC | Telecommunication IC |
| L8567-44PLCC | Telecommunication IC |
| L8574D | CAP 15PF 50V 5% C0G SMD-0402 TR-7-PA SN100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L8446-04 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-06 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-07 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-41 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-42 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。