參數(shù)資料
型號(hào): L84302
元件分類(lèi): 通用總線功能
英文描述: L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02
中文描述: L84302四100/10 Mbps的4端口以太網(wǎng)的遠(yuǎn)程監(jiān)控控制器/ SNMP管理處的技術(shù)手冊(cè),4月2日
文件頁(yè)數(shù): 37/128頁(yè)
文件大小: 997K
代理商: L84302
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)當(dāng)前第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Functional Description
Copyright 1997-2002 by LSI Logic Corporation. All rights reserved.
37 of 128
April, 2002
interrupt disable bit in the Configuration 1 register.
Table 14
describes all
the bits that assert interrupt and their associated enable/disable bits.
3.5.10 MAC Control Frame Check
The length/type field is checked to detect whether the packet is a valid
MAC Control frame. Refer to
Section 3.16, “MAC Control Frames,”
page 52
, for more details on MAC Control frames.
3.6 Transmit FIFO
3.6.1 General
The transmit FIFO acts as a temporary buffer between the System
Interface and transmit MAC section. The transmit FIFO size is 128 bytes.
Data is clocked into the transmit FIFO with the System Interface clock,
SCLK. Data is automatically clocked out of the transmit FIFO with the
PHY Interface TXC clock whenever (1) a full packet is loaded into the
FIFO (evidenced by an EOF being written into the FIFO on the System
Interface), or (2) the FIFO data exceeds the Transmit Control threshold
setting. There is one programmable watermark output and one almost
empty output which aid in managing the data flow into the transmit FIFO.
3.6.2 Transmit Control Threshold
The Transmit Control feature causes a packet in the transmit FIFO to be
automatically transmitted once the transmit FIFO data exceeds the
Transmit Control threshold or a full packet has been loaded into the
transmit FIFO (an EOF write occurred for that packet).
The Transmit Control threshold is programmable over the entire 128 byte
transmit FIFO range. The Transmit Control threshold can be programmed
with the four Transmit Control threshold setting bits that reside in the
Transmit Control/Product ID register. Once the data in the FIFO exceeds
this threshold, then the packet is automatically transmitted to the MAC
and over the PHY Interface.
3.6.3 Watermark
There is one watermark for the transmit FIFO. This watermark is output
on the TXRDY pin. This watermark is asserted when the transmit FIFO
相關(guān)PDF資料
PDF描述
L8560 Low-Power SLIC with Ringing
L8567 SLIC for Peoples Republic of China Applications
L8567-32PLCC Telecommunication IC
L8567-44PLCC Telecommunication IC
L8574D CAP 15PF 50V 5% C0G SMD-0402 TR-7-PA SN100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
L8446-04 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-06 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-07 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-41 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:CW LASER DIODES
L8446-42 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:CW LASER DIODES