- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366938 > CTMRM Configurable Timer Module Reference Manual PDF資料下載
參數(shù)資料
| 型號(hào)： | CTMRM |
| 英文描述： | Configurable Timer Module Reference Manual |
| 中文描述： | 配置定時(shí)器模塊參考手冊(cè) |
| 文件頁(yè)數(shù)： | 26/164頁(yè) |
| 文件大?。?/td> | 1148K |
| 代理商： | CTMRM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)
MOTOROLA
1-6
CTM
REFERENCE
FUNCTIONAL OVERVIEW
For More Information On This Product,
Go to: www.freescale.com
1
Depending on software options, counter and action submodules located in the left half of
Figure 1-1 (submodules M to N) can be connected to buses TBB1 or TBB2, while counter and
action submodules located in the right half of Figure 1-1 (submodules 1 to M-1) can be connected
to buses TBB3 and TBB4.
1.5
Pin descriptions
Input/output requirements are specific to each CTM submodule; pin allocation and functionality is
described in the relevant sections of this document.
1.6
Input capture (IC) concepts
A typical 16-bit input capture function is shown in Figure 1-5. It has three basic parts: edge select
logic, a 16-bit input capture latch and a 16-bit free-running counter. The edge select logic
determines the input signal transition (rising or falling) that triggers the input capture circuitry.
When the selected transition occurs, the contents of the counter are latched into the input capture
latch. This action sets a status flag indicating that an input capture has occurred. An interrupt is
generated if enabled. The value of the count latched or ‘captured’ is the time of the event. Because
this value is stored in the input capture register when the actual event occurs, user software can
respond to this event at a later time and determine the actual time of the event. However, this must
be done prior to another input capture on the same pin; otherwise, the previous time value will be
lost.
By recording the times for successive edges on an incoming signal, software can determine the
period and/or pulse width of the signal. To measure a period, two successive edges of the same
polarity are captured. To measure a pulse width, consecutive edges of opposing polarity are
captured. For example, to measure the high time of a pulse, the input transition time is captured
on the rising edge and subtracted from the time captured on the subsequent falling edge. When
the period or pulse width is less than a full 16-bit counter overflow period, the measurement is very
straightforward. In practice, however, software usually must keep track of the number of overflows
of the 16-bit counter in order to extend the range.
Another typical use of the input capture function is to establish a time reference. In this case it may
be used in conjunction with an output compare function in the same timer. For example, consider
the case where it is required to generate an output signal transition a specific number of clock
cycles after detecting an event (edge). The input capture function can be used to record the time
at which the event occurred. A number corresponding to the desired delay can then be added to
this captured value and stored in an output compare register. Because input capture and output
compare functions are referenced to the same 16-bit counter, the delay can be controlled to the
resolution of the free-running counter, independent of software latencies.
F
.
Freescale Semiconductor, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CTN368 | TRANSISTOR | BJT | NPN | 20V V(BR)CEO | 1A I(C) | TO-237AA |
| CTN369 | TRANSISTOR | BJT | PNP | 20V V(BR)CEO | 500MA I(C) | TO-237 |
| CTO1065 | Analog IC |
| CTS0003IB | Analog IC |
| CTS0024GB | Voltage-Feedback Operational Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CTMT001A | 制造商:Richco 功能描述:CABLE TIE SCREW MOUNT:NYL NATURA |
| CTMT002A | 制造商:Richco 功能描述:CABLE TIE SCREW MOUNT:NYL NATURA |
| CTMT003A | 制造商:Richco 功能描述:CABLE TIE SCREW MOUNT:NYL NATURA |
| CTMT004A | 制造商:Richco 功能描述:CABLE TIE SCREW MOUNT:NYL NATURA |
| CT-MVS.12P | 制造商:ABB Control 功能描述:Multi-function Timer 1C/O |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。