
CTM
REFERENCE
MOTOROLA
iii
INDEX
D
FCSM - continued
using multiple FCSMs
5-4
FCSM - free-running counter submodule
5-1
FCSMCNT — FCSM counter register
5-6
FCSMSIC — FCSM status/interrupt/control reg.
5-4
FLAG
bit in DASMSIC
8-14
bit in PWMSIC
9-9
bit in SICA
7-7
flag clearing
1-10
FORCA - bit in DASMSIC
8-16
FORCB - bit in DASMSIC
8-16
FORCE - bit in SICA
7-9
free-running counter
1-6
FRZ - bit in BIUMCR
2-3
G
gated mode
pulse accumulator
1-8
glitches
9-12
I
IACK
2-4
,
3-1
IARB[2:0] - bits in BIUMCR
2-4
IARB3
bit in DASMSIC
8-15
bit in FCSMSIC
5-5
bit in MCSMSIC
6-6
bit in PWMSIC
9-10
bit in SICA
7-8
IEN - bit in SICA
7-8
IL[2:0]
bits in DASMSIC
8-15
bits in FCSMSIC
5-5
bits in MCSMSIC
6-6
bits in PWMSIC
9-10
bits in SICA
7-8
IMB - intermodule bus
1-1
IN
bit in DASMSIC
8-16
bit in FCSMSIC
5-5
bit in SICA
7-9
IN1 - bit in MCSMSIC
6-7
IN2 - bit in MCSMSIC
6-6
input capture
concepts
1-6
example using DASM
8-20
period and pulse width measurement
1-6
SASM
7-1
SASM IC mode
7-4
input pins
CTM2C (CTM2)
B-1
DASM
8-2
FCSM
5-2
,
5-5
MCSM
6-3
,
6-6
,
6-7
input pins - continued
SASM
7-2
interrupt acknowledge - see IACK
interrupt arbitration number
2-4
interrupts
3-1
CTM2
B-3
DASM
8-12
FCSM
5-2
,
5-3
MCSM
6-3
,
6-4
priority levels on the IMB
3-1
PWMSM
9-6
SASM
7-4
7-5
,
7-6
setting the priority level
2-4
simultaneous interrupts
3-2
spurious interrupt vector
2-4
vector base number
2-3
vector table
2-3
L
LOAD - bit in PWMSIC
9-11
loading the MCSM counter register
6-2
long word access
1-3
1-5
M
maximum external clock frequency
FCSM
5-3
5-6
MCSM
6-3
,
6-7
MCSM
as free-running counter
6-3
block diagram
6-1
clock input pin - CTMC
6-3
,
6-6
clocks
6-3
counter
6-2
counter overflow
6-5
driving the time base bus
6-6
effect of reset
6-2
event counter
6-3
flag clearing
6-5
freeze
6-4
input pin - CTML
6-3
interrupts
6-3
,
6-4
loading the counter register
6-2
maximum external clock frequency
6-3
,
6-7
MCSMCNT — MCSM counter register
6-7
MCSMML — MCSM modulus latch register
6-8
MCSMSIC — MCSM status/interrupt/control register
6-5
modulus latch
6-2
modulus load input pin - CTML
6-7
register map
6-5
reserved registers
6-4
selecting CTML edge sensitivity
6-7
selecting the clock source
6-7
selecting the time base bus
6-4
setting the interrupt level
6-6
F
.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com