MOTOROLA
vi
CPU16
REFERENCE MANUAL
(Continued)
TABLE OF CONTENTS
SECTION 8 INSTRUCTION TIMING
8.2
8.2.1
8.2.2
8.2.2.1
8.2.2.2
8.2.2.3
8.2.2.4
8.2.2.5
8.2.2.6
8.2.2.7
8.3
8.4
8.5
8.5.1
8.5.1.1
8.5.1.2
8.5.1.3
8.5.2
8.5.2.1
8.5.2.2
8.5.2.3
8.5.3
8.5.3.1
8.5.3.2
Program and Operand Access Time .........................................................8-2
Program Accesses ............................................................................8-2
Operand Accesses ............................................................................8-2
Regular Instructions ..................................................................8-2
Read-Modify-Write Instructions .................................................8-2
Change-of-Flow Instructions .....................................................8-3
Stack Manipulation Instructions ................................................8-4
Stop and Wait Instructions ........................................................8-4
Move Instructions ......................................................................8-4
Multiply and Accumulate Instructions ........................................8-5
Internal Operation Time .............................................................................8-5
Calculating Execution Times for Slower Accesses ...................................8-5
Examples ...................................................................................................8-6
LDD (Load D) Instruction ...................................................................8-6
LDD IND8, X .............................................................................8-6
LDD IND8, X .............................................................................8-6
LDD IND8, X .............................................................................8-6
NEG (Negate) Instruction ..................................................................8-7
NEG EXT ..................................................................................8-7
NEG EXT ..................................................................................8-7
NEG EXT ..................................................................................8-7
STED (Store Accumulators E and D) Instruction ..............................8-8
STED EXT .................................................................................8-8
STED EXT .................................................................................8-8
SECTION 9 EXCEPTION PROCESSING
9.1
9.2
9.3
9.4
9.5
9.6
9.7
9.7.1
9.7.1.1
9.7.1.2
9.7.1.3
9.7.1.4
9.7.2
Definition of Exception ...............................................................................9-1
Exception Vectors .....................................................................................9-1
Types of Exceptions ..................................................................................9-2
Exception Stack Frame .............................................................................9-2
Exception Processing Sequence ...............................................................9-3
Multiple Exceptions ...................................................................................9-8
Processing of Specific Exceptions ............................................................9-9
Asynchronous Exceptions .................................................................9-9
Processor Reset (RESET) ........................................................9-9
Bus Error (BERR) ....................................................................9-11
Breakpoint Exception (BKPT) .................................................9-12
Interrupts .................................................................................9-13
Synchronous Exceptions .................................................................9-14
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.