MOTOROLA
6-278
INSTRUCTION GLOSSARY
CPU16
REFERENCE MANUAL
LBHI
2
LBLE
2
Long Branch if Higher
If C
Z = 0, branch
REL16
3782
rrrr
6, 4
—
—
—
—
—
—
—
—
Long Branch if Less
Than or Equal to Zero
Long Branch if Lower
or Same
Long Branch if Less
Than Zero
Long Branch if Minus
If Z
(N
⊕
V) = 1, branch
REL16
378F
rrrr
6, 4
—
—
—
—
—
—
—
—
LBLS
2
If C
Z = 1, branch
REL16
3783
rrrr
6, 4
—
—
—
—
—
—
—
—
LBLT
2
If N
⊕
V = 1, branch
REL16
378D
rrrr
6, 4
—
—
—
—
—
—
—
—
LBMI
2
LBMV
2
LBNE
2
If N = 1, branch
REL16
378B
rrrr
6, 4
—
—
—
—
—
—
—
—
Long Branch if MV Set
If MV = 1, branch
REL16
3790
rrrr
6, 4
—
—
—
—
—
—
—
—
Long Branch if Not
Equal to Zero
Long Branch if Plus
If Z
=
0, branch
REL16
3786
rrrr
6, 4
—
—
—
—
—
—
—
—
LBPL
2
LBRA
LBRN
LBSR
If N = 0, branch
REL16
378A
rrrr
6, 4
—
—
—
—
—
—
—
—
Long Branch Always
Long Branch Never
Long Branch to
Subroutine
If 1 = 1, branch
If 1 = 0, branch
Push (PC)
(SK : SP)
2
SK : SP
Push (CCR)
(SK : SP)
2
SK : SP
(PK : PC) + Offset
PK : PC
If V = 0, branch
REL16
REL16
REL16
3780
3781
27F9
rrrr
rrrr
rrrr
6
6
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
10
LBVC
2
Long Branch if
Overflow Clear
Long Branch if
Overflow Set
Load A
REL16
3788
rrrr
6, 4
—
—
—
—
—
—
—
—
LBVS
2
If V = 1, branch
REL16
3789
rrrr
6, 4
—
—
—
—
—
—
—
—
LDAA
(M)
A
IND8, X
IND8, Y
IND8, Z
IMM8
IND16, X
IND16, Y
IND16, Z
EXT
E, X
E, Y
E, Z
IND8, X
IND8, Y
IND8, Z
IMM8
IND16, X
IND16, Y
IND16, Z
EXT
E, X
E, Y
E, Z
IND8, X
IND8, Y
IND8, Z
IMM16
IND16, X
IND16, Y
IND16, Z
EXT
E, X
E, Y
E, Z
IMM16
IND16, X
IND16, Y
IND16, Z
EXT
EXT
45
55
65
75
1745
1755
1765
1775
2745
2755
2765
C5
D5
E5
F5
17C5
17D5
17E5
17F5
27C5
27D5
27E5
85
95
A5
37B5
37C5
37D5
37E5
37F5
2785
2795
27A5
3735
3745
3755
3765
3775
2771
ff
ff
ff
ii
gggg
gggg
gggg
hh ll
—
—
—
ff
ff
ff
ii
gggg
gggg
gggg
hh ll
—
—
—
ff
ff
ff
jj kk
gggg
gggg
gggg
hh ll
—
—
—
jj kk
gggg
gggg
gggg
hh ll
hh ll
6
6
6
2
6
6
6
6
6
6
6
6
6
6
2
6
6
6
6
6
6
6
6
6
6
4
6
6
6
6
6
6
6
4
6
6
6
6
8
—
—
—
—
0
—
LDAB
Load B
(M)
B
—
—
—
—
0
LDD
Load D
(M
:
M
+
1)
D
—
—
—
—
0
—
LDE
Load E
(M
:
M
+
1)
E
—
—
—
—
0
—
LDED
Load Concatenated
E and D
(M
:
M
+
1)
E
(M
+
2 : M
+
3)
D
—
—
—
—
—
—
—
—
Table 6-36 Instruction Set Summary (Continued)
Mnemonic
Operation
Description
Address
Instruction
Condition Codes
Mode
Opcode
Operand
Cycles
S
MV
H
EV
N
Z
V
C
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.