
MOTOROLA
6-170
INSTRUCTION GLOSSARY
CPU16
REFERENCE MANUAL
ORP
Operation:
OR Condition Code Register
ORP
(CCR)
IMM16
CCR
Description:
Performs inclusive OR between the content of the condition code
register and a 16-bit unsigned immediate operand, then replaces
the content of the CCR with the result.
To make certain that conditions for termination of LPSTOP and WAI
are correct, interrupts are not recognized until after the instruction
following ORP executes. This prevents interrupt exception process-
ing during the period after the mask changes but before the follow-
ing instruction executes.
Syntax:
Standard
Condition Code Register:
S:
Set if bit 15 of operand = 1; else unchanged.
Set if bit 14 of operand = 1; else unchanged.
Set if bit 13 of operand = 1; else unchanged.
Set if bit 12 of operand = 1; else unchanged.
Set if bit 11 of operand = 1; else unchanged.
Set if bit 10 of operand = 1; else unchanged.
Set if bit 9 of operand = 1; else unchanged.
Set if bit 8 of operand = 1; else unchanged.
Each bit in field set if corresponding bit [7:5] of operand = 1; else unchanged.
Set if bit 4 of operand = 1; else unchanged.
Not affected.
Instruction Format:
MV:
H:
EV:
N:
Z:
V:
C:
IP:
SM:
PK:
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
S
MV
H
EV
N
Z
V
C
IP
SM
PK
—
Addressing Mode
IMM16
Opcode
373B
Operand
jjkk
Cycles
4
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.