
CPU16
REFERENCE MANUAL
COMPARISON OF CPU16/M68HC11 CPU ASSEMBLY LANGUAGE
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
A-9
A.4.8 DEY
The DEY instruction has been replaced by AIY. AIY adds a 20-bit value to concate-
nated YK and IY. The 20-bit value is formed by sign-extending an 8-bit or 16-bit signed
immediate operand.
The following code can be used to perform a DEY:
AIY –1
A.4.9 INS
The INS instruction has been replaced by AIS. AIS adds a 20-bit value to concate-
nated SK and SP. The 20-bit value is formed by sign-extending an 8-bit or 16-bit
signed immediate operand.
The following code can be used to perform an INS:
AIS –1
CPU16 stacking operations normally use 16-bit words and even word addresses,
while M68HC11 CPU stacking operations normally use bytes and byte addresses. If
the CPU16 stack pointer is misaligned as a result of a byte operation, performance can
be degraded.
A.4.10 INX
The INX instruction has been replaced by AIX. AIX adds a 20-bit value to concate-
nated XK and IX. The 20-bit value is formed by sign-extending an 8-bit or 16-bit signed
immediate operand.
The following code can be used to perform an INX:
A.4.11 INY
The INY instruction has been replaced by AIY. AIY adds a 20-bit value to concate-
nated YK and IY. The 20-bit value is formed by sign-extending an 8-bit or 16-bit signed
immediate operand.
The following code can be used to perform an INY:
AIY 1
A.4.12 PSHX
The PSHX instruction has been replaced by PSHM. PSHM stores the contents of
selected registers on the system stack. Registers are designated by setting bits in a
mask byte.
The following code can be used to stack index register X:
PSHM X
The CPU16 can stack up to seven registers with a single PSHM instruction.
F
Freescale Semiconductor, Inc.
n
.