參數(shù)資料
型號(hào)： celeron 700
廠商： Intel Corp.
英文描述： Intel Celeron Processor Up To 700 MHz(頻率達(dá)700MHz的INTEL Celeron 處理器)
中文描述： 英特爾賽揚(yáng)處理器高達(dá)700兆赫（頻率達(dá)700MHz的英特爾賽揚(yáng)處理器的）
文件頁(yè)數(shù)： 29/118頁(yè)
文件大?。?/td> 990K
代理商： CELERON 700
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)
Datasheet
29
Intel
Celeron Processor up to 700 MHz
It is also important that the intrinsic trace capacitance for the AGTL+ signal group traces is known
and well-controlled. For more details on AGTL+, see the
Pentium
II Processor Developer’s
Manual
(Order Number 243502) and AP-585,
Pentium
II Processor AGTL+ Guidelines
(Order
Number 243330).
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all Intel
Celeron processor frequencies.
2. V
TT
must be held to 1.5 V ± 9%; dI
CC
/dt is specified in
Table 5
. It is recommended that V
TT
be held to
1.5 V ± 3% while the Intel Celeron processor system bus is idle. This is measured at the processor edge
fingers.
3. V
REF
is generated on the processor substrate to be
2
/
V
TT
nominally with the S.E.P. package. It must be
created on the motherboard for processors in the PPGA package.
4. V
and Vcc
must be held to 1.5V ±9%. It is required that V
and Vcc
be held to 1.5V ±3% while the
processor system bus is idle (static condition). This is measured at the PGA370 socket pins on the bottom
side of the baseboard.
5. The value of the on-die R
is determined by the resistor value measured by the RTTCTRL signal pin. The
on-die R
tolerance is ±15% based on the RTTCTRL resistor pull-down of ±1%. See
Section 7.0
for more
details on the RTTCTRL signal. Refer to the recommendation guidelines for the specific chipset/processor
combination.
6. V
REF
is generated on the motherboard and should be 2/3 V
TT
±2% nominally. Insure that there is adequate
V
REF
decoupling on the motherboard.
2.12
System Bus AC Specifications
The Intel
Celeron
processor system bus timings specified in this section are defined at the Intel
Celeron processor edge fingers and the processor core pins. Timings specified at the processor
edge fingers only apply to the S.E.P. Package and timings given at the processor core pins apply to
all S.E.P. Package and PGA packages. Unless otherwise specified, timings are tested at the
processor core during manufacturing. Timings at the processor edge fingers are specified by design
characterization. See
Section 7.0
for the Intel Celeron processor signal definitions.
Note that at 66
MHz system bus operation, the Intel Celeron processor timings at the processor edge fingers
are identical to the Pentium II processor timings at the edge fingers.
See the
Pentium
II
Processor at 233, 266, 300, and 333 MHz
(Order Number 243335) for more detail.
Table 9
through
Table 23
list the AC specifications associated with the Intel Celeron processor
system bus. These specifications are broken into the following categories:
Table 9
through
Table
11
contain the system bus clock specifications,
Table 12
and
Table 13
contain the AGTL+
specifications,
Table 16
and
Table 17
are the CMOS signal group specifications,
Table 18
contains
timings for the Reset conditions,
Table 20
and
Table 21
cover APIC bus timing, and
Table 22
and
Table 8. Processor AGTL+ Bus Specifications
1
Symbol
Parameter
Min
Typ
Max
Units
Notes
V
TT
Bus Termination Voltage
S.E.P.P and PPGA
1.365
1.50
1.635
V
1.5 V ± 9%
2
FC-PGA
1.50
V
4
R
TT
Termination Resistor
S.E.P.P and PPGA
56
± 5%
FC-PGA (on die R
TT
)
40
130
5
V
REF
Bus Reference Voltage
S.E.P.P and PPGA
2
/
3
V
TT
V
± 2%
3
FC-PGA
0.950
2/3 V
TT
1.05
V
6
相關(guān)PDF資料
PDF描述
celeron cpu Mobile Module processor Mobile Module Connector 1 (MMC-1) at 466 MHz and 433MHZ(工作頻率466和433兆赫茲帶連接器1處理器)
celeron CPU with Mobile Module processor Mobile Module Connector 2 (MMC-2) at 466 MHz and 433MHZ(工作頻率466和433兆赫茲帶連接器2處理器)
Celeron Processor with mobile Celeron Processor Mobile Module MMC-1 at 400 MHz, 366 MHz, 333 MHz, and 300 MHz(工作頻率400,366,333,300和266兆赫茲帶移動(dòng)模塊和連接器1處理器)
celeron processor 32 bit Celeron Processor Mobile Module(32 位帶移動(dòng)模塊處理器)
CEM11C2 Dual Enhancement Mode Field Effect Transistor (N and P Channel)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CELF001001J1 制造商:Panasonic Industrial Company 功能描述:FILTER
CELHK11-1REC5-59-3.00-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 3A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類型:磁性（液力延遲） 額定電流:3A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動(dòng)器類型:搖臂 照明:- 照明電壓（標(biāo)稱值）:- 安裝類型:面板安裝 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-59-35.0-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 35A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類型:磁性（液力延遲） 額定電流:35A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動(dòng)器類型:搖臂 照明:- 照明電壓（標(biāo)稱值）:- 安裝類型:面板安裝 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-71165-10-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-71165-11-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*