參數(shù)資料
型號: celeron 700
廠商: Intel Corp.
英文描述: Intel Celeron Processor Up To 700 MHz(頻率達700MHz的INTEL Celeron 處理器)
中文描述: 英特爾賽揚處理器高達700兆赫(頻率達700MHz的英特爾賽揚處理器的)
文件頁數(shù): 21/118頁
文件大小: 990K
代理商: CELERON 700
Datasheet
21
Intel
Celeron Processor up to 700 MHz
2.7.1
Asynchronous Vs. Synchronous for System Bus Signals
All AGTL+ signals are synchronous to BCLK. All of the CMOS, APIC, and TAP signals can be
applied asynchronously to BCLK. All APIC signals are synchronous to PICCLK. All TAP signals
are synchronous to TCK.
2.7.2
System Bus Frequency Select Signal (BSEL[1:0])
The BSEL pins have two functions. First, they can act as outputs and can be used by an external
clock generator to select the proper system bus frequency. Second, they can act as an inputs and
can be used by a system BIOS to detect and report the processor core frequency. See the
Intel
Celeron Processor with the Intel
440ZX-66 AGPset Design Guide
(Order Number 245126) for
an example implementation of BSEL.
BSEL0 is 3.3 V tolerant for the S.E.P. Package, while it is 2.5 V tolerant on the PPGA package. A
logic-low on BSEL0 is defined as 66 MHz. On the FC-PGA a logic low on both BSEL0 and
BSEL1 are defined as 66 MHz and are 3.3V tolerant.
2.8
Test Access Port (TAP) Connection
Due to the voltage levels supported by other components in the Test Access Port (TAP) logic, it is
recommended that the Intel
Celeron processor be first in the TAP chain and followed by any
other components within the system. A translation buffer should be used to connect to the rest of
the chain unless one of the other components is capable of accepting a Vcc
CMOS
(1.5V or 2.5 V)
input. Similar considerations must be made for TCK, TMS, and TRST#. Two copies of each signal
may be required with each driving a different voltage level.
A Debug Port may be placed at the start and end of the TAP chain with the TDI of the first
component coming from the Debug Port and the TDO from the last component going to the Debug
Port.
2.9
Maximum Ratings
Table 4
contains the Intel
Celeron processor stress ratings only. Functional operation at the
absolute maximum and minimum is not implied nor guaranteed. The processor should not receive a
clock while subjected to these conditions. Functional operating conditions are given in the AC and
DC tables. Extended exposure to the maximum ratings may affect device reliability. Furthermore,
although the processor contains protective circuitry to resist damage from static electric discharge,
one should always take precautions to avoid high static voltages or electric fields.
相關(guān)PDF資料
PDF描述
celeron cpu Mobile Module processor Mobile Module Connector 1 (MMC-1) at 466 MHz and 433MHZ(工作頻率466和433兆赫茲帶連接器1處理器)
celeron CPU with Mobile Module processor Mobile Module Connector 2 (MMC-2) at 466 MHz and 433MHZ(工作頻率466和433兆赫茲帶連接器2處理器)
Celeron Processor with mobile Celeron Processor Mobile Module MMC-1 at 400 MHz, 366 MHz, 333 MHz, and 300 MHz(工作頻率400,366,333,300和266兆赫茲帶移動模塊和連接器1處理器)
celeron processor 32 bit Celeron Processor Mobile Module(32 位帶移動模塊處理器)
CEM11C2 Dual Enhancement Mode Field Effect Transistor (N and P Channel)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CELF001001J1 制造商:Panasonic Industrial Company 功能描述:FILTER
CELHK11-1REC5-59-3.00-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 3A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類型:磁性(液力延遲) 額定電流:3A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動器類型:搖臂 照明:- 照明電壓(標(biāo)稱值):- 安裝類型:面板安裝 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-59-35.0-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 35A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類型:磁性(液力延遲) 額定電流:35A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動器類型:搖臂 照明:- 照明電壓(標(biāo)稱值):- 安裝類型:面板安裝 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-71165-10-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-71165-11-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1