參數(shù)資料
型號(hào)： Am79C965A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet?-32 Single-Chip 32-Bit Ethernet Controller
中文描述： PCnet？-32單芯片32位以太網(wǎng)控制器
文件頁數(shù)： 166/228頁
文件大?。?/td> 1681K
代理商： AM79C965A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁當(dāng)前第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
166
Am79C965A
accesses to these locations may
change the PCnet-32 controller
register contents, but the EEPROM
locations will not be affected.
EEPROM locations may be
accessed directly through BCR19.
At the end of the read operation, the
PREAD bit will automatically be
reset to a ZERO by the PCnet-32
controller and PVALID will bet set,
provided that an EEPROM existed
on the microwire interface pins and
that the checksum for the entire 36
bytes of EEPROM was correct.
Note that when PREAD is set to a
ONE, then the PCnet-32 controller
will no longer respond to I/O
accesses directed toward it, until the
PREAD operation has completed
successfully.
If a PREAD command is given to the
PCnet-32 controller but no
EEPROM is attached to the
microwire interface pins, then the
PREAD command will terminate
early, the PREAD bit will be cleared
to a ZERO and the PVALID bit will
remain reset with a value of ZERO.
The PCnet-32 controller will then
enter Software Relocatable Mode to
await further programming. This ap-
plies to the automatic read of the
EEPROM after H_RESET as well as
to host initiated PREAD commands.
EEPROM programmable locations
on board the PCnet-32 controller will
be set to their default values by such
an aborted PREAD operation. For
example, if the aborted PREAD
operation immediately followed the
H_RESET operation, then the final
state
of
the
programmable locations will be
equal
to
the
programming for those locations.
EEPROM
H_RESET
If a PREAD command is given to the
PCnet-32 controller and the
autodetection pin (EESK/LED1/
SFBD) indicates that no EEPROM is
present, then the EEPROM read
operation will still be attempted.
Note that at the end of the
H_RESET operation, a read of the
EEPROM will be performed
automatically. This H_RESET-
generated EEPROM read function
will not proceed if the auto-detection
pin (EESK/LED1/SFBD) indicates
that no EEPROM is present.
Instead, Software Relocatable Mode
will be entered immediately.
PREAD is set to ZERO during
H_RESET and is unaffected by
S_RESET or STOP.
PREAD is only writable when the
STOP bit is set to ONE.
13
EEDET
EEPROM Detect. This bit indicates
the sampled value of the EESK/
LED1/SFBD pin at the end of
H_RESET. The value of this bit is
independent whether or not an
EEPROM is actually present at the
EEPROM interface. It is only a
function of the sampled value of the
EESK/LEDI/SFBD pin at the end of
H_RESET.
The value of this bit is determined at
the end of the H_RESET operation.
It is unaffected by S_RESET or
STOP.
This bit is not writable. It is read only.
Table 51 indicates the possible
combinations of EEDET and the
existence of an EEPROM and the
resulting operations that are
possible on the EEPROM microwire
interface.
12-5
RES
Reserved locations. Written as
ZERO, read as undefined.
4
EEN
EEPROM port enable. When this bit
is set to a one, it causes the values
of EBUSY, ECS, ESK and EDI to be
driven onto the SHFBUSY, EECS,
EESK and EEDI pins, respectively.
When this bit is reset to a zero, then
the SHFBUSY pin will be driven with
the inverse of the PVALID (bit 15 of
BCR19) value. PVALID is set to
“
ONE
”
if the EEPROM read was
successful. It is set to
“
ZERO
”
otherwise.
相關(guān)PDF資料
PDF描述
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C965AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C970 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*