參數(shù)資料
型號(hào)： Am79C965A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet?-32 Single-Chip 32-Bit Ethernet Controller
中文描述： PCnet？-32單芯片32位以太網(wǎng)控制器
文件頁數(shù)： 165/228頁
文件大?。?/td> 1681K
代理商： AM79C965A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁當(dāng)前第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
Am79C965A
165
assertion of BLAST is less than
LINBC.
The value on the address bus will be
updated with appropriate values
every clock cycle during linear burst
operations, even though ADS will
not be asserted during every clock
cycle.
Certain combinations of watermark
programming
programming may create situations
where no linear bursting is possible,
or where the FIFO may be
excessively read or excessively
written. Such combinations are
declared as illegal.
and
LINBC
Combinations of watermark set-
tings and LINBC settings must obey
the following relationship:
watermark (in bytes)
3
LINBC (in
bytes)
Combinations of watermark and
LINBC settings that violate this rule
may cause unexpected behavior.
LINBC is set to the value of 001 by
H_RESET and is not affected by
S_RESET or STOP. This gives a
default linear burst length of 4
transfers = 001 x 4.
BCR19: EEPROM Control and Status
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15
PVALID
EEPROM Valid status bit. This bit is
read only by the host. A value of
ONE in this bit indicates that a
PREAD operation has occurred,
and that 1) there is an EEPROM
connected to the PCnet-32
controller microwire interface pins
and 2) the contents read from the
EEPROM have passed the
checksum verification operation.
A value of ZERO in this bit indicates
that the contents of the EEPROM
are different from the contents of the
applicable PCnet-32 controller on-
board registers and/or that the
checksum for the entire 36 bytes of
EEPROM is incorrect or that no
EEPROM is connected to the
microwire interface pins.
PVALID is set to ZERO during
H_RESET and is unaffected by
S_RESET or the STOP bit.
However, following the H_RESET
operation, an automatic read of the
EEPROM will be performed. Just as
is true for the normal PREAD
command, at the end of this
automatic read operation, the
PVALID bit may be set to ONE.
Therefore, H_RESET will set the
PVALID bit to ZERO at first, but the
automatic EEPROM read operation
may later set PVALID to a ONE.
If PVALID becomes ZERO following
an EEPROM read operation (either
automatically generated after
H_RESET, or requested through
PREAD), then all EEPROM-
programmable BCR locations will be
reset to their H_RESET values.
If no EEPROM is present at the
EESK, EEDI and EEDO pins, then
all attempted PREAD commands
will terminate early and PVALID will
NOT be set. This applies to the
automatic read of the EEPROM
after H_RESET as well as to host-
initiated PREAD commands.
14
PREAD
EEPROM Read command bit. When
this bit is set to a ONE by the host,
the PVALID bit (BCR19[15]) will
immediately be reset to a ZERO and
then the PCnet-32 controller will
perform a read operation of 36 bytes
from the EEPROM through the
microwire interface. The EEPROM
data that is fetched during the read
will be stored in the appropriate
internal registers on board the
PCnet-32 controller. Upon
completion of the EEPROM read
operation, the PCnet-32 controller
will assert the PVALID bit. EEPROM
contents will be indirectly accessible
to the host through I/O read
accesses to the Address PROM
(offsets 0h through Fh) and through
I/O read accesses to other
EEPROM programmable registers.
Note that I/O read accesses from
these locations will not actually
access the EEPROM itself, but
instead will access the PCnet-32
controller
’
s internal copy of the
EEPROM contents. I/O write
相關(guān)PDF資料
PDF描述
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C965AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C970 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*