參數(shù)資料
型號: Am79C965A
廠商: Advanced Micro Devices, Inc.
英文描述: PCnet?-32 Single-Chip 32-Bit Ethernet Controller
中文描述: PCnet?-32單芯片32位以太網(wǎng)控制器
文件頁數(shù): 110/228頁
文件大小: 1681K
代理商: AM79C965A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁當(dāng)前第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
110
Am79C965A
Hardware Access
PCnet-32 Controller Master Accesses
The particular signals involved in a PCnet-32 controller
bus master transfer depends upon the bus mode that
has been selected. There are two bus modes to choose
from. They are:
I
Am486 32-bit mode
I
VESA VL-Bus mode
Complete descriptions of the signals involved in bus
master transactions for each mode may be found in the
pin description section of this document. Timing dia-
grams for master accesses may be found in the block
description section for the Bus Interface Unit. This sec-
tion simply lists the types of master accesses that will
be performed by the PCnet-32 controller with respect to
data size and address information.
The PCnet-32 controller will support master accesses
only to 32-bit peripherals in Am486 environments. The
PCnet-32 controller does not support master accesses
to 16-bit peripherals in the 486 local bus mode.
The PCnet-32 controller will support master accesses
to either 32-bit or 16-bit peripherals in VESA VL-Bus
mode. Support of master accesses to 16-bit
peripherals in VESA VL-Bus mode is provided through
the LBS16 input pin.
The PCnet-32 controller is not compatible with 8-bit
systems, since there is no mode that supports
PCnet-32 controller accesses to 8-bit peripherals.
Table 35 describes all possible bus master accesses
that the PCnet-32 controller will perform. The right-
most column lists all operations that may execute the
given access.
Table 35. Master Accesses
*Cases marked with an asterisk represent extreme
boundary conditions that are the result of programming
one- and two-byte buffer sizes, and therefore will not be
seen under normal circumstances.
Note that all PCnet-32 controller master read
operations will always activate all byte enables. (Note
the exception, when LBS16 has been asserted in VL-
Bus mode, requiring a second access. In all LBS16
cases, the second access (if required) will have BE1
and BE0 disabled. Therefore, no one-, two- or three-
byte read operations are indicated in the table.
In the instance where a transmit buffer pointer address
begins on a non-double-word boundary, the pointer will
be truncated to the next double-word boundary
address that lies below the given pointer address and
the first read access from the transmit buffer will be
indicated on the byte enable signals as a four-byte read
from this address. Any data from byte lanes that lie
outside of the boundary indicated by the buffer pointer
will be discarded inside of the PCnet-32 controller.
Access
R/W
BE3
BE0
Possible
Instance
4-Byte Read
RD
0000
Descriptor Read or
Initialization Block
Read or
Transmit Data
Buffer Read
4-Byte Write
WR
0000
Descriptor Write or
Receive Data
Buffer Write
3-Byte Write
WR
1000
Receive Data
Buffer Write
3-Byte Write
WR
0001
Receive Data
Buffer Write
2-Byte Write
WR
1100
Receive Data
Buffer Write
2-Byte Write
WR
1001*
Receive Data
Buffer Write
2-Byte Write
WR
0011
Receive Data
Buffer Write
1-Byte Write
WR
1110
Receive Data
Buffer Write
1-Byte Write
WR
1101*
Receive Data
Buffer Write
1-Byte Write
WR
1011*
Receive Data
Buffer Write
1-Byte Write
WR
0111
Descriptor Write or
Receive Data
Buffer Write
相關(guān)PDF資料
PDF描述
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C965AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C970 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product