參數(shù)資料
型號(hào)： Am79C965A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet?-32 Single-Chip 32-Bit Ethernet Controller
中文描述： PCnet？-32單芯片32位以太網(wǎng)控制器
文件頁(yè)數(shù)： 130/228頁(yè)
文件大?。?/td> 1681K
代理商： AM79C965A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)當(dāng)前第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)
130
Am79C965A
Read/Write accessible always. The
LAPPEN bit will be reset to ZERO by
H_RESET or S_RESET and will be
unaffected by STOP.
See Appendix D for more infor-
mation on the LAPP concept.
4
DXMT2PD Disable Transmit Two Part Deferral.
If DXMT2PD is set, Transmit Two
Part Deferral will be disabled.
Read/Write
DXMT2PD is cleared by H_RESET
or S_RESET and is not affected by
STOP.
accessible
always.
3
EMBA
Enable Modified Back-off Algo-
rithm. If EMBA is set, a modified
back-off algorithm is implemented.
Read/Write
EMBA is cleared by H_RESET or
S_RESET and is not affected by
STOP.
accessible
always.
2
BSWP
Byte Swap. This bit is used to
choose between big and little
Endian modes of operation. When
BSWP is set to a ONE, big Endian
mode is selected. When BSWP is
set to ZERO, little Endian mode is
selected.
When big Endian mode is selected,
the PCnet-32 controller will swap the
order of bytes on the data bus during
FIFO transfers only. Specifically,
D31
–
24 becomes Byte0, D23
–
16
becomes Byte1, D15
–
8 becomes
Byte2 and D7
–
0 becomes Byte3
when big Endian mode is selected.
When little Endian mode is selected,
the order of bytes on the data bus is:
D31
–
24 is Byte3,
D23
–
16 is Byte2,
D15
–
8 is Byte1
and D7
–
0 is Byte0.
Byte swap only affects data transfers
that involve the FIFOs. Initialization
block transfers are not affected by
the setting of the BSWP bit.
Descriptor transfers are not affected
by the setting of the BSWP bit. RDP,
RAP and BDP accesses are not
affected by the setting of the BSWP
bit. APROM transfers are not af-
fected by the setting of the BSWP
bit.
BSWP is write/readable regardless
of the state of the STOP bit. BSWP
is cleared by H_RESET or
S_RESET and is not affected by
STOP.
1-0
RES
Reserved locations. The default
value is ZERO for both locations.
Writing a ONE to these bits has no
effect on device function; if a ONE is
written to these bits, then a ONE will
be read back. Existing drivers may
write a ONE to these bits for
compatibility, but new drivers should
write a ZERO to these bits and
should treat the read value as
undefined.
CSR4: Test and Features Control
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15
ENTST
Enable Test Mode operation. Setting
ENTST to ONE enables internal test
functions which are useful only for
stand alone integrated circuit
testing. In addition, the Runt Packet
Accept (RPA) bit (CSR124, bit 3)
may be changed only when ENTST
is set to ONE.
To enable RPA, the user must first
write a ONE to the ENTST bit. Next,
the user must first write a ONE to the
RPA bit (CSR124, bit 3). Finally, the
user must write a ZERO to the
ENTST bit to take the device out of
test mode operation. Once the RPA
bit has been set to ONE, the device
will remain in the Runt Packet
Accept mode until the RPA bit is
cleared to ZERO.
Read/Write accessible. ENTST is
cleared by H_RESET or S_RESET
and is unaffected by the STOP bit.
14 DMAPLUS
When DMAPLUS =
“
1
”
, disables the
burst transaction counter, CSR80. If
DMAPLUS =
“
0
”
, the burst
transaction counter is enabled.
Read
DMAPLUS is cleared by H_RESET
or S_RESET and is unaffected by
the STOP bit.
and
Write
accessible.
13
TIMER
Timer Enable Register. If TIMER is
set, the Bus Activity Timer Register,
CSR82 is enabled. If TIMER is
cleared, the Bus Activity Timer
Register is disabled.
相關(guān)PDF資料
PDF描述
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C965AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C970 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*