- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > Am79C965A (Advanced Micro Devices, Inc.) PCnet?-32 Single-Chip 32-Bit Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | Am79C965A |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
| 中文描述： | PCnet？-32單芯片32位以太網(wǎng)控制器 |
| 文件頁數(shù)： | 149/228頁 |
| 文件大?。?/td> | 1681K |
| 代理商： | AM79C965A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁當(dāng)前第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
Am79C965A
149
then a MERR will be indicated in
CSR0, bit 11, and an interrupt may
be generated, depending upon the
setting of the MERRM bit (CSR3, bit
11) and IENA bit (CSR0[6]).
The value in this register is inter-
preted as a number of XTAL1
3
2
clock periods. (i.e. the value in this
register is given in 0.1 ms in-
crements.) For example, the value
0200h (512 decimal) will cause a
MERR to be indicated after 51.2 μs
of bus latency.
A value of zero will allow an infi-
nitely long bus latency. i.e. a value of
zero will never give a bus time-out
error. A non-zero value is interpreted
as an unsigned number of BCLK
cycles.
This register is set to 0200 by
H_RESET or S_RESET and is
unaffected by STOP.
Read/write accessible only when
STOP bit is set.
CSR104: SWAP Register Lower
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-0
SWAP
This register performs word and
byte swapping depending upon if
32-bit or 16-bit internal write
operations are performed. This
register is used internally by the BIU/
BMU as a word or byte swapper.
The register is externally accessible
for test reasons only. CSR104 holds
the lower 16 bits and CSR105 holds
the upper 16 bits.
Read/write accessible only when
STOP bit is set.
CSR105: SWAP Register Upper
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-0
SWAP
This register performs word and
byte swapping depending upon if
32-bit or 16-bit internal write
operations are performed. This
register is used internally by the BIU/
BMU as a word or byte swapper.
The register is externally accessible
for test reasons only. CSR104 holds
the lower 16 bits and CSR105 holds
the upper 16 bits.
Read/write accessible only when
STOP bit is set.
CSR108: Buffer Management Scratch Lower
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-0
BMSCR
The Buffer Management Scratch
register is used for assembling
Receive and Transmit Status. This
register is also used as the primary
scan
register
Management Test Modes. BMSCR
register is undefined until written.
for
Buffer
Read/write accessible only when
STOP bit is set.
CSR109: Buffer Management Scratch Upper
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-0
BMSCR
The Buffer Management Scratch
register is used for assembling
Receive and Transmit Status. This
register is also used as the primary
scan
register
Management Test Modes. BMSCR
register is undefined until written.
for
Buffer
Read/write accessible only when
STOP bit is set.
CSR112: Missed Frame Count
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-0
MFC
Missed Frame Count. Indicates the
number of missed frames.
MFC will roll over to a count of zero
from the value 65535. The MFCO bit
of CSR4 (bit 8) will be set each time
that this occurs.
This register is always readable and
is cleared by H_RESET or
S_RESET or STOP.
A write to this register performs an
increment when the ENTST bit in
CSR4 is set.
CSR114: Receive Collision Count
Bit
Name
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C970AKCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970A | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AVCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970 | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C965AWW WAF | 制造商:Advanced Micro Devices 功能描述: |
| AM79C970 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。