參數(shù)資料
型號(hào)： NAND08GW3B2CZL1F
廠商： NUMONYX
元件分類： PROM
英文描述： 1G X 8 FLASH 3V PROM, 25000 ns, PBGA52
封裝： 12 X 17 MM, 1 MM PITCH, LEAD FREE, LGA-52
文件頁數(shù)： 19/72頁
文件大?。?/td> 1919K
代理商： NAND08GW3B2CZL1F
Device operations
NAND04G-B2D, NAND08G-BxC
6.3
Page program
The page program operation is the standard operation to program data to the memory array.
Generally, the page is programmed sequentially, however, the device does support random
input within a page.
It is recommended to address pages sequentially within a given block.
The memory array is programmed by page, however, partial page programming is allowed
where any number of bytes (1 to 2112) or words (1 to 1056) can be programmed.
The maximum number of consecutive, partial-page program operations allowed in the same
page is four. After exceeding four operations a Block Erase command must be issued before
any further program operations can take place in that page.
6.3.1
Sequential input
To input data sequentially the addresses must be sequential and remain in one block.
For sequential input each page program operation consists of the following five steps:
1.
One bus cycle is required to set up the Page Program (sequential input) command (see
2.
Five bus cycles are then required to input the program address (refer to Table 6:
3.
The data is then loaded into the data registers
4.
One bus cycle is required to issue the Page Program Confirm command to start the
P/E/R controller. The P/E/R controller only starts if the data has been loaded in step 3.
5.
the P/E/R controller then programs the data into the array.
See Figure 11: Page program operation for more information.
6.3.2
Random data input in page
During a sequential input operation, the next sequential address to be programmed can be
replaced by a random address by issuing a Random Data Input command. The following
two steps are required to issue the command:
1.
One bus cycle is required to set up the Random Data Input command (see Table 10:
2.
Two bus cycles are then required to input the new column address (refer to Table 6:
Random data input can be repeated as often as required in any given page.
Once the program operation has started, the status register can be read using the Read
Status Register command. During program operations the status register only flags errors
for bits set to '1' that have not been successfully programmed to '0'.
During the program operation, only the Read Status Register and Reset commands are
accepted; all other commands are ignored.
Once the program operation has completed, the P/E/R controller bit SR6 is set to ‘1’ and the
Ready/Busy signal goes High.
The device remains in read status register mode until another valid command is written to
the command interface.
相關(guān)PDF資料
PDF描述
NAND128W3A2BV6E 16M X 8 FLASH 3V PROM, 12000 ns, PDSO48
NAND512R3A2CV6E 64M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48
NAND128W4A2CZA6E 8M X 16 FLASH 3V PROM, 35 ns, PBGA55
NAND128R4A2BZA6E 8M X 16 FLASH 1.8V PROM, 35 ns, PBGA55
NAND256R4A0DN6T 16M X 16 FLASH 1.8V PROM, 15000 ns, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND08GW3B4BN6E 制造商:Micron Technology Inc 功能描述:NAND - Trays
NAND08GW3B4BN6F 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel
NAND08GW3B4CN1F 制造商:Micron Technology Inc 功能描述:NAND - Trays
NAND08GW3B4CZL6E 制造商:Micron Technology Inc 功能描述:NAND - Trays
NAND08GW3C2AE01 功能描述:閃存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*