參數(shù)資料
型號(hào): HYB18T512800AC-5
廠商: INFINEON TECHNOLOGIES AG
英文描述: M39012 MIL RF CONNECTOR
中文描述: 512兆雙數(shù)據(jù)速率2內(nèi)存
文件頁(yè)數(shù): 65/96頁(yè)
文件大小: 2153K
代理商: HYB18T512800AC-5
H
X
L
H
H
X
L
H
HYB18T512[400/800/160]A[C/F]–[3.7/5]
512-Mbit Double-Data-Rate-Two SDRAM
Truth Tables
Data Sheet
65
Rev. 1.13, 2004-05
09112003-SDM9-IQ3P
3
Table 16
Function
Truth Tables
Command Truth Table
CKE
Previous
Cycle
H
CS RAS CAS WE BA0
BA1
A[13:11] A10 A[9:0]
Notes
1)2)3)4)
1) All DDR2 SDRAM commands are defined by states of CS, WE, RAS, CAS, and CKE at the rising edge of the clock.
2) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
3) “X” means “H or L (but a defined logic level)”.
4) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must
be powered down and then restarted through the specified initialization sequence before normal operation can continue.
5) Bank addresses (BAx) determine which bank is to be operated upon. For (E)MRS BAx selects an (Extended) Mode
Register.
6)
V
REF
must be maintained during Self refresh Operation
7) Burst reads or writes at BL = 4 cannot be terminated.
8) The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the
refresh requirements outlined in
Chapter 2.9
.
Current
Cycle
H
(Extended) Mode
Register Set
Auto-Refresh
Self-Refresh Entry
Self-Refresh Exit
Single Bank Precharge
Precharge all Banks
Bank Activate
Write
Write with Auto-
Precharge
Read
Read with Auto-
Precharge
No Operation
Device Deselect
Power Down Entry
L
L
L
L
BA
OP Code
5)
H
H
L
H
H
H
H
H
H
L
H
H
H
H
H
H
L
L
H
L
L
L
L
L
L
L
X
L
L
L
H
H
L
L
X
H
H
H
L
L
H
H
X
L
L
H
L
L
X
X
X
BA
X
BA
BA
BA
X
X
X
X
X
Row Address
Column
Column
X
X
X
L
H
X
X
X
X
X
6)
6)
5)
5)
L
H
Column
Column
5)7)
5)7)
H
H
H
H
L
L
H
H
L
L
H
H
BA
BA
Column
Column
L
H
Column
Column
5)7)
5)7)
H
H
H
X
X
L
L
H
H
X
H
X
X
H
X
H
H
X
X
H
X
H
X
X
X
X
X
X
X
X
X
X
X
X
8)
Power Down Exit
L
H
X
X
X
X
4)8)
相關(guān)PDF資料
PDF描述
HYB18T512800AC DDR2 Registered Memory Modules
HYB18T512800AF DDR2 Registered Memory Modules
HYB18T512800AF-37 512-Mbit Double-Data-Rate-Two SDRAM
HYB18T512800AF-5 512-Mbit Double-Data-Rate-Two SDRAM
HYB25D128160CE-5 128 Mbit Double Data Rate SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB18T512800AF-3S 制造商:Qimonda 功能描述: 制造商:Infineon Technologies AG 功能描述:32M X 16 DDR DRAM, 0.45 ns, PBGA84
HYB18T512800BF-2.5 功能描述:IC DDR2 SDRAM 512MBIT 60TFBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:16K (2K x 8) 速度:2MHz 接口:SPI 3 線(xiàn)串行 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 產(chǎn)品目錄頁(yè)面:1449 (CN2011-ZH PDF)
HYB18T512800BF-3.7 功能描述:IC DDR2 SDRAM 512MBIT 60TFBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C,2 線(xiàn)串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:8-DFN(2x3) 包裝:管件 產(chǎn)品目錄頁(yè)面:1445 (CN2011-ZH PDF)
HYB18T512800BF-3S 功能描述:IC DDR2 SDRAM 512MBIT 60TFBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(單線(xiàn)) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR)
HYB25D128160AT-6 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM