- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370782 > HYB18T512800AC-5 (INFINEON TECHNOLOGIES AG) M39012 MIL RF CONNECTOR PDF資料下載
參數(shù)資料
| 型號(hào)： | HYB18T512800AC-5 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | M39012 MIL RF CONNECTOR |
| 中文描述： | 512兆雙數(shù)據(jù)速率2內(nèi)存 |
| 文件頁數(shù)： | 27/96頁 |
| 文件大?。?/td> | 2153K |
| 代理商： | HYB18T512800AC-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
HYB18T512[400/800/160]A[C/F]–[3.7/5]
512-Mbit Double-Data-Rate-Two SDRAM
Functional Description
Data Sheet
27
Rev. 1.13, 2004-05
09112003-SDM9-IQ3P
The DLL must be enabled for normal operation. DLL
enable is required during power up initialization, and
upon returning to normal operation after having the DLL
disabled. The DLL is automatically disabled when
entering Self-Refresh operation and is automatically re-
enabled upon exit of Self-Refresh operation. Any time
the DLL is enabled (and subsequently reset), 200 clock
cycles must occur before a Read command can be
issued to allow time for the internal clock to be
synchronized with the external clock. Failing to wait for
synchronization to occur may result in a violation of the
t
AC
or
t
DQSCK
parameters.
Output Disable (Qoff)
Under normal operation, the DRAM outputs are
enabled during Read operation for driving data (Qoff bit
in the EMRS(1) is set to 0). When the Qoff bit is set to
1, the DRAM outputs will be disabled. Disabling the
DRAM outputs allows users to measure IDD currents
during Read operations, without including the output
buffer current.
2.2.4
The Extended Mode Registers EMRS(2) and EMRS(3)
are reserved for future use and must be programmed
when setting the mode register during initialization.
The extended mode register(2) controls refresh related
features. The default value of the extended mode reg-
ister(2) is not defined, therefore the extended mode
register(2) must be written after Power-up for proper
operation.
The extended mode register EMRS(2) is written by
asserting low on CS, RAS, CAS, WE, BA0 and high on
EMRS(2)
BA1,while controlling the states of the address pins.
The DDR2 SDRAM should be in all bank precharge
with CKE already high prior to writing into the extended
mode register(2). The mode register set command
cycle time (
t
MRD
) must be satisfied to complete the write
operation to the extended mode register(2). Mode
register contents can be changed using the same
command and clock cycle requirements during normal
operation as long as all banks are in precharge state.
2.2.5
The Extended Mode Register EMRS(3) is reserved for
future use and all bits except BA0 and BA1 must be
EMRS(3)
programmed to 0 when setting the mode register during
initialization.
EMRS(2) Programming
Extended Mode Register Definition
(BA[1:0] = 01
B
)
BA1
BA0
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
1
0
0
1)2)
1) A13 is only available for
×
4 and
×
8 configuration.
2) Must be programmed to “0”
reg.addr
EMRS(3) Programming
Extended Mode Register Definition
(BA[1:0] = 01
B
)
BA1
BA0
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
1
1
0
1)2)
1) A13 is only available for
×
4 and
×
8 configuration.
2) Must be programmed to “0”
reg. addr
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB18T512800AC | DDR2 Registered Memory Modules |
| HYB18T512800AF | DDR2 Registered Memory Modules |
| HYB18T512800AF-37 | 512-Mbit Double-Data-Rate-Two SDRAM |
| HYB18T512800AF-5 | 512-Mbit Double-Data-Rate-Two SDRAM |
| HYB25D128160CE-5 | 128 Mbit Double Data Rate SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB18T512800AF-3S | 制造商:Qimonda 功能描述: 制造商:Infineon Technologies AG 功能描述:32M X 16 DDR DRAM, 0.45 ns, PBGA84 |
| HYB18T512800BF-2.5 | 功能描述:IC DDR2 SDRAM 512MBIT 60TFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:16K (2K x 8) 速度:2MHz 接口:SPI 3 線串行 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 產(chǎn)品目錄頁面:1449 (CN2011-ZH PDF) |
| HYB18T512800BF-3.7 | 功能描述:IC DDR2 SDRAM 512MBIT 60TFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
| HYB18T512800BF-3S | 功能描述:IC DDR2 SDRAM 512MBIT 60TFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?（單線） 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR) |
| HYB25D128160AT-6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。