參數資料
型號: 82815EM
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項-數據表參考
文件頁數: 120/163頁
文件大小: 1049K
代理商: 82815EM
Intel
82815EM GMCH
R
120
Datasheet
4.4.3.
SMM Space Combinations
When HSEG SMM is enabled, the Compatible SMM space must be disabled. Processor originated
accesses to the Compatible SMM space are forwarded to AGP if VGAEN=1 (also depends on MDAP),
otherwise they are forwarded to the hub interface. AGP and the hub interface originated accesses are
never
allowed to access SMM space. Only the processor is allowed to access SMM space. AGP and hub
interface originated transactions are not allowed to SMM space.
4.4.4.
Initialization and Usage of SMRAM and Graphics Local Memory
SMRAM Register Bits 7:4 control the usage of memory from Main Memory space for use as Graphics
Local Memory and SMM TSEG memory. The blocks of memory selected by these fields are NOT
accessible as general system RAM. When Bit 5 of the SMRAM register is a “1” the TSEG segment of
memory can ONLY be accessed by the processor in SMM mode (No other agent can access this
memory). Therefore, BIOS should initialize this block of memory BEFORE setting either Bit 5 or Bit 7
of the SMRAM register. The memory for TSEG is used first and then the Graphics Local Memory is
used. An example of this memory usage mechanism is:
TOM equal 64 MB,
TSEG selected as 512 KB in size,
Graphics Local Memory selected as 1 MB in size
General System RAM available in system = 62.5 MB
General System RAM Range
TSEG Address Range
TSEG used from
Graphics Local Memory used from
00000000h to 03E7FFFFh
03F80000h to 03FFFFFFh
03F80000h to 03FFFFFFh
03E80000h to 03F7FFFFh
4.5.
Memory Shadowing
Any block of memory that can be designated as read-only or write-only can be “shadowed” into
GMCH2-M DRAM memory. Typically this is done to allow ROM code to execute more rapidly out of
main DRAM. ROM is used as a read-only during the copy process while DRAM at the same time is
designated write-only. After copying, the DRAM is designated read-only so that ROM is shadowed.
processor bus transactions are routed accordingly.
4.6.
I/O Address Space
The GMCH2-M does not support the existence of any other I/O devices other than itself on the processor
bus. The GMCH2-M generates either hub interface or AGP/PCI (if enabled) bus cycles for all processor
I/O accesses. If internal graphics is enabled, the GMCH2-M routes the access to hub interface or legacy
I/O registers supported by the internal Graphics Device.
The GMCH2-M contains two internal registers in the processor I/O space, Configuration Address
Register (CONFIG_ADDRESS) and the Configuration Data Register (CONFIG_DATA). These
locations are used to implement PCI configuration space access mechanism and as described in
chapter 3.
相關PDF資料
PDF描述
82820 Interface IC
82830009 MOTOR 12VDC 2100RPM
82830010 MOTOR 24VDC 2100RPM
82830MP Intel 830MP Chipset: 82830MP Graphics and Memory Controller Hub (GMCH-M)
82840 Interface IC
相關代理商/技術參數
參數描述
82-816-1000 功能描述:RF 連接器 ST Plug RG-108A 50 Ohm RoHS:否 制造商:Bomar Interconnect 產品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型:
82-81641 制造商:CHOMERICS (PARKER) 功能描述:
828168-1 制造商:TE Connectivity 功能描述:7P MT RV100 CONNECTOR
828168-2 功能描述:7P MT TAND BU STECK RoHS:是 類別:連接器,互連式 >> 矩形 - 自由懸掛,面板安裝 系列:AMPMODU RV 100 RoHS指令信息:5-643816-8 Statement of Compliance 3D 型號:5-643816-8.pdf 標準包裝:500 系列:MTA-100 連接器類型:插座 觸點類型::母形插口 位置數:28 間距:0.100"(2.54mm) 行數:1 行間距:- 安裝類型:自由懸掛 緊固型:鎖銷滑道 電纜端接:IDC 導線類型:離散式或帶狀纜線 線規(guī):28 AWG 特點:閉端,帶電極標記 觸點表面涂層:錫 觸點涂層厚度:80µin(2.03µm) 顏色:綠 包裝:散裝 相關產品:A1998-ND - HEAD ASSEM TOOL FOR MTA-100 RECP
828169-1 功能描述:集管和線殼 2X7P MT TAND SOCKET CONNECTOR RoHS:否 產品種類:1.0MM Rectangular Connectors 產品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數量:16 排數:1 安裝風格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector